Robust transmission gate-based 10T subthreshold SRAM for internet-of-things applications

This paper presents a transmission-gate-based 10T (TG10T) subthreshold SRAM cell for internet of things applications. To estimate its relative strength, it is compared with six-transistor (6T), transmission gate (TG)-based 8T (TG8T), and fully differential 8T (FD8T) cells subjected to severe process variations. The simulation results are carried out using HSPICE software and a 16 nm CMOS technology node. The TG10T cell uses a differential scheme to enhance the sense margin, two TGs instead of two NMOS access transistors to enhance write-ability, and two extra buffer transistors to improve read stability. The proposed TG10T cell minimizes leakage power dissipation by means of a greater number of PMOS devices. The proposed cell shows at least a 1.67X lower read delay (T RA) and a 1.13X higher read static noise margin. In addition, it offers a 1.22X and 1.52X lower write delay (T WA), and a 1.36X and 1.40X higher write static noise margin (WSNM) than that of 6T and FD8T, respectively. The TG10T cell consumes 2.06X/1.28X lower dynamic/leakage power compared to the 6T cell. For all these improvements, it incurs a penalty of 1.24X T WA, 1.48X WSNM, and 1.12Xdynamic power when compared with the TG8T cell, at V DD = 0.36 V. However, when subjected to severe process variations, the proposed TG10T cell shows high reliability. Moreover, a 2 kb SRAM memory using the proposed TG10T cell along with peripheral circuitries is implemented to evaluate the proposed cell’s performance in an array level.

[1]  M. Gholipour,et al.  Improved read/write assist mechanism for 10‐transistor static random access memory cell , 2022, Int. J. Circuit Theory Appl..

[2]  M. Gholipour,et al.  Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications , 2022, Circuits, Systems, and Signal Processing.

[3]  M. Gholipour,et al.  A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. Gholipour,et al.  A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology , 2022, Circuits, Systems, and Signal Processing.

[5]  M. Gholipour,et al.  A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications , 2022, Int. J. Circuit Theory Appl..

[6]  E. Abiri,et al.  A Write Bit-Line Free Sub-threshold SRAM Cell with Fully Half-Select Free Feature and High Reliability for Ultra-Low Power Applications , 2021, AEU - International Journal of Electronics and Communications.

[7]  Ebrahim Abiri,et al.  A robust and write bit-line free sub-threshold 12T-SRAM for ultra low power applications in 14 nm FinFET technology , 2021, Microelectron. J..

[8]  Shilpi Birla,et al.  A Comprehensive Analysis of Different SRAM Cell Topologies in 7-nm FinFET Technology , 2021, Silicon.

[9]  Morteza Gholipour,et al.  Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications , 2021, AEU - International Journal of Electronics and Communications.

[10]  Morteza Gholipour,et al.  Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design , 2021, Int. J. Circuit Theory Appl..

[11]  Morteza Gholipour,et al.  Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications , 2021, Int. J. Circuit Theory Appl..

[12]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020 .

[13]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020, Journal of Computational Electronics.

[14]  Wing-Hung Ki,et al.  A highly stable reliable SRAM cell design for low power applications , 2020 .

[15]  Wing-Hung Ki,et al.  Reliable write assist low power SRAM cell for wireless sensor network applications , 2020, IET Circuits Devices Syst..

[16]  Soumitra Pal,et al.  Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications , 2019, IET Circuits Devices Syst..

[17]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Aminul Islam,et al.  Design of differential TG based 8T SRAM cell for ultralow-power applications , 2018, Microsystem Technologies.

[19]  Sang-Soo Yeo,et al.  Schmitt trigger-based single-ended 7T SRAM cell for Internet of Things (IoT) applications , 2018, The Journal of Supercomputing.

[20]  Andreia Cathelin,et al.  A 128 kb 7T SRAM Using a Single-Cycle Boosting Mechanism in 28-nm FD–SOI , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Manoj Sachdev,et al.  A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology , 2018, IEEE Journal of Solid-State Circuits.

[22]  Mohd Hasan,et al.  Robust TFET SRAM cell for ultra-low power IoT application , 2017, 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[23]  Santosh Kumar Vishvakarma,et al.  Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.

[24]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Mohd. Hasan,et al.  Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[26]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[28]  Anubhav Sinha,et al.  Design of a Stable Read-Decoupled 6T SRAM Cell at 16-Nm Technology Node , 2015, 2015 IEEE International Conference on Computational Intelligence & Communication Technology.

[29]  Mohd. Hasan,et al.  A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell , 2012, Microelectron. Reliab..

[30]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[31]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[32]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[33]  Pooran Singh,et al.  Ultra-Low Power High Stability 8T SRAM for Application in Object Tracking System , 2018, IEEE Access.

[34]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .