A 9-bit Quadrature Direct Digital Synthesizer Implemented in 0 . 18-� m SiGe BiCMOS Technology

This paper describes a 9-bit 6.2-GHz low power quadrature direct digital synthesizer (DDS) implemented in a 0.18m SiGe BiCMOS technology. With a 9-bit pipeline accumulator and two 8-bit sine-weighted current steering DACs, this DDS is capable of generating quadrature sinusoidal waveforms up to 3.15 GHz with a maximum clock frequency of 6.2 GHz. Packed with more than 13 500 transistors, the quadrature DDS occupies an active area of 2.3 2.5 mm and a total die area of 3.0 3.0 mm . The measured spurious-free dynamic range is approximately 26 dBc at a clock frequency 6.2 GHz. At the maximum clock frequency, the power consumption of the DDS is 2.5 W with 3.3and 4.0-V power supplies for the digital and analog parts, respectively. The DDS thus achieves a power efficiency figure-of-merit of 5.04 GHz/W/phase. The DDS chips were packaged with 48-pin ceramic leadless chip carriers and air cooling was used during the measurement.

[1]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[2]  Fa Foster Dai,et al.  A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC , 2007, 2007 IEEE Symposium on VLSI Circuits.

[3]  Dayu Yang,et al.  A 9-Bit 9.6GHz 1.9W Direct Digital Synthesizer RFIC Implemented In 0.18μm SiGe BiCMOS Technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[4]  S.E. Turner,et al.  Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology , 2006, IEEE Journal of Solid-State Circuits.

[5]  K.R. Elliott.  Direct digital synthesis for enabling next generation RF systems , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[6]  A. Gutierrez-Aitken,et al.  Ultra high speed direct digital synthesizer using InP DHBT technology , 2001 .

[7]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1990 .

[8]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[9]  R. van de Plassche,et al.  A 1 Gs/s, 10b digital-to-analog converter , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[10]  Amir M. Sodagar,et al.  Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation , 2000 .

[11]  S.E. Turner,et al.  Direct digital synthesizer with ROM-Less architecture at 13-GHz clock frequency in InP DHBT technology , 2006, IEEE Microwave and Wireless Components Letters.