Study of Multi-level Characteristics for 3D Vertical Resistive Switching Memory

Three-dimensional (3D) integration and multi-level cell (MLC) are two attractive technologies to achieve ultra-high density for mass storage applications. In this work, a three-layer 3D vertical AlOδ/Ta2O5-x/TaOy resistive random access memories were fabricated and characterized. The vertical cells in three layers show good uniformity and high performance (e.g. >1000X HRS/LRS windows, >1010 endurance cycles, >104 s retention times at 125°C). Meanwhile, four level MLC is demonstrated with two operation strategies, current controlled scheme (CCS) and voltage controlled scheme (VCS). The switching mechanism of 3D vertical RRAM cells is studied based on temperature-dependent transport characteristics. Furthermore, the applicability of CCS and VCS in 3D vertical RRAM array is compared using resistor network circuit simulation.

[1]  N. Mott,et al.  Electronic Processes In Non-Crystalline Materials , 1940 .

[2]  P. R. Emtage,et al.  Schottky Emission Through Thin Insulating Films , 1962 .

[3]  M. Husain,et al.  Electrical conduction mechanism in a-Se80-xTexGa20 films (0, 1995 .

[4]  Yi-Chou Chen,et al.  An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device , 2003, IEEE International Electron Devices Meeting 2003.

[5]  Takashi Maeda,et al.  Multi-stacked 1G cell/layer Pipe-shaped BiCS flash memory , 2009, 2009 Symposium on VLSI Circuits.

[6]  Tetsuo Endoh,et al.  A Novel 3-D Vertical FG NAND Flash Memory Cell Arrays Using the Separated Sidewall Control Gate (S-SCG) for Highly Reliable MLC Operation , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[7]  D. Ielmini,et al.  Universal Reset Characteristics of Unipolar and Bipolar Metal-Oxide RRAM , 2011, IEEE Transactions on Electron Devices.

[8]  Jungdal Choi,et al.  3D approaches for non-volatile memory , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[9]  Kinam Kim,et al.  A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.

[10]  M. Yang,et al.  Temperature-Dependent Charge Transport in Al/Al Nanocrystal Embedded Al2O3 Nanocomposite/p-Si Diodes , 2012 .

[11]  Xiang Yang,et al.  Dynamic-Load-Enabled Ultra-low Power Multiple-State RRAM Devices , 2012, Scientific Reports.

[12]  R. Stanley Williams,et al.  Electronic structure and transport measurements of amorphous transition-metal oxides: observation of Fermi glass behavior , 2012, Applied Physics A.

[13]  A. Goda,et al.  Scaling directions for 2D and 3D NAND cells , 2012, 2012 International Electron Devices Meeting.

[14]  Shimeng Yu,et al.  HfOx based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector , 2012, 2012 International Electron Devices Meeting.

[15]  Tetsuo Endoh,et al.  Novel Concept of the Three-Dimensional Vertical FG nand Flash Memory Using the Separated-Sidewall Control Gate , 2012, IEEE Transactions on Electron Devices.

[16]  T. Takagi,et al.  Conductive Filament Scaling of ${\rm TaO}_{\rm x}$ Bipolar ReRAM for Improving Data Retention Under Low Operation Current , 2013, IEEE Transactions on Electron Devices.

[17]  Chung-Wei Hsu,et al.  3D vertical TaOx/TiO2 RRAM with over 103 self-rectifying ratio and sub-μA operating current , 2013, 2013 IEEE International Electron Devices Meeting.

[18]  Tomoji Kawai,et al.  Scaling Effect on Unipolar and Bipolar Resistive Switching of Metal Oxides , 2013, Scientific Reports.

[19]  Sungkye Park,et al.  Highly reliable M1X MLC NAND flash memory cell with novel active air-gap and p+ poly process integration technologies , 2013, 2013 IEEE International Electron Devices Meeting.

[20]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[21]  Yi-Hsuan Hsiao,et al.  A novel dual-channel 3D NAND flash featuring both N-channel and P-channel NAND characteristics for bit-alterable Flash memory and a new opportunity in sensing the stored charge in the WL space , 2013, 2013 IEEE International Electron Devices Meeting.

[22]  Norman P. Jouppi,et al.  Understanding the trade-offs in multi-level cell ReRAM memory design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[23]  Jordi Suñé,et al.  Voltage and Power-Controlled Regimes in the Progressive Unipolar RESET Transition of HfO2-Based RRAM , 2013, Scientific Reports.

[24]  Yue Bai,et al.  Study of conduction and switching mechanisms in Al/AlOx/WOx/W resistive switching memory for multilevel applications , 2013 .

[25]  Chang Jung Kim,et al.  Physical electro-thermal model of resistive switching in bi-layered resistance-change memory , 2013, Scientific Reports.

[26]  Shimeng Yu,et al.  HfOx-based vertical resistive switching random access memory suitable for bit-cost-effective three-dimensional cross-point architecture. , 2013, ACS nano.

[27]  Cheng-Lin Tsai,et al.  Resistive random access memory enabled by carbon nanotube crossbar electrodes. , 2013, ACS nano.

[28]  Lih-Juann Chen,et al.  Dynamic evolution of conducting nanofilament in resistive switching memories. , 2013, Nano letters.

[29]  Kate J. Norris,et al.  Electrical performance and scalability of Pt dispersed SiO2 nanometallic resistance switch. , 2013, Nano letters.

[30]  Hyunsang Hwang,et al.  BEOL compatible (300°C) TiN/TiOx/Ta/TiN 3D nanoscale (∼10nm) IMT selector , 2013, 2013 IEEE International Electron Devices Meeting.

[31]  Byung-Gook Park,et al.  Channel-stacked NAND flash memory with layer selection by multi-level operation (LSM) , 2013, 2013 IEEE International Electron Devices Meeting.

[32]  Zhiping Yu,et al.  Resistive Switching Performance Improvement of ${\rm Ta}_{2}{\rm O}_{5-x}/{\rm TaO}_{y}$ Bilayer ReRAM Devices by Inserting ${\rm AlO}_{\delta}$ Barrier Layer , 2014, IEEE Electron Device Letters.

[33]  Y. S. Chen,et al.  Evolution of conduction channel and its effect on resistance switching for Au-WO3-x–Au devices , 2014, Scientific Reports.

[34]  Shinhyun Choi,et al.  Comprehensive physical model of dynamic resistive switching in an oxide memristor. , 2014, ACS nano.

[35]  Wei Lu,et al.  Random telegraph noise and resistance switching analysis of oxide based resistive memory. , 2014, Nanoscale.