A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS

A mm-wave digital transmitter based on a 60 GHz all-digital phase-locked loop (ADPLL) with wideband frequency modulation (FM) for FMCW radar applications is proposed. The fractional-N ADPLL employs a high-resolution 60 GHz digitally-controlled oscillator (DCO) and is capable of multi-rate two-point FM. It achieves a measured rms jitter of 590.2 fs, while the loop settles within 3 μs. The measured reference spur is only -74 dBc, the fractional spurs are below -62 dBc, with no other significant spurs. A closed-loop DCO gain linearization scheme realizes a GHz-level triangular chirp across multiple DCO tuning banks with a measured frequency error (i.e., nonlinearity) in the FMCW ramp of only 117 kHz rms for a 62 GHz carrier with 1.22 GHz bandwidth. The synthesizer is transformer-coupled to a 3-stage neutralized power amplifier (PA) that delivers +5 dBm to a 50 Ω load. Implemented in 65 nm CMOS, the transmitter prototype (including PA) consumes 89 mW from a 1.2 V supply.

[1]  Oren Eliezer,et al.  Digitally controlled oscillator in a 65nm GSM/EDGE transceiver with built-in compensation for capacitor mismatches , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Bertan Bakkaloglu,et al.  A Bandpass ΔΣ DDFS-Driven 19GHz Frequency Synthesizer for FMCW Automotive Radar , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Giovanni Marzin,et al.  A 20 Mb/s Phase Modulator Based on a 3.6 GHz Digital PLL With −36 dB EVM at 5 mW Power , 2012, IEEE Journal of Solid-State Circuits.

[4]  Linus Maurer,et al.  Ramp sequence analysis to resolve multi target scenarios for a 77-GHz FMCW radar sensor , 2008, 2008 11th International Conference on Information Fusion.

[5]  Michiel Steyaert,et al.  A 60GHz 15.7mW static frequency divider in 90nm CMOS , 2010, 2010 Proceedings of ESSCIRC.

[6]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[7]  Xuefei Bai,et al.  A mm-Wave FMCW radar transmitter based on a multirate ADPLL , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[8]  Hiroki Sakurai,et al.  A 1.5GHz-modulation-range 10ms-modulation-period 180kHzrms-frequency-error 26MHz-reference mixed-mode FMCW synthesizer for mm-wave radar application , 2011, 2011 IEEE International Solid-State Circuits Conference.

[9]  John R. Long,et al.  A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply , 2010, IEEE Journal of Solid-State Circuits.

[10]  Anthony Chan Carusone,et al.  A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC , 2012, IEEE Journal of Solid-State Circuits.

[11]  Robert B. Staszewski,et al.  Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[12]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[13]  Xiang Yi,et al.  A 57.9-to-68.3 GHz 24.6 mW Frequency Synthesizer With In-Phase Injection-Coupled QVCO in 65 nm CMOS Technology , 2014, IEEE Journal of Solid-State Circuits.

[14]  Jean-Olivier Plouchart,et al.  Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Imran Bashir,et al.  Accurate self-characterization of mismatches in a capacitor array of a digitally-controlled oscillator , 2010, 2010 IEEE Dallas Circuits and Systems Workshop.

[16]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Toshiya Mitomo,et al.  A 77 GHz 90 nm CMOS transceiver for FMCW radar applications , 2009, 2009 Symposium on VLSI Circuits.

[18]  Stephan Henzler,et al.  90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  M. Tiebout,et al.  A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[20]  S. O. Piper.  FMCW linearizer bandwidth requirements , 1991, Proceedings of the 1991 IEEE National Radar Conference.

[21]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[22]  Andrew Gerald Stove,et al.  Linear FMCW radar techniques , 1992 .

[23]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[24]  Shen-Iuan Liu,et al.  A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang Algorithm , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[26]  Xiang Yi,et al.  A 57.9-to-68.3GHz 24.6mW frequency synthesizer with in-phase injection-coupled QVCO in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[27]  Payam Heydari,et al.  Design of ultrahigh-speed low-voltage CMOS CML buffers and latches , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[29]  Robert Bogdan Staszewski,et al.  LMS-based calibration of an RF digitally controlled oscillator for mobile phones , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[30]  Antonio Liscidini,et al.  Time to digital converter based on a 2-dimensions Vernier architecture , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[31]  R. B. Staszewski,et al.  High-resolution 60-GHz DCOs with reconfigurable distributed metal capacitors in passive resonators , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[32]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[33]  Luca Fanori,et al.  A dither-less all digital PLL for cellular transmitters , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[34]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[35]  Win Chaivipas,et al.  A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications , 2011, IEEE Journal of Solid-State Circuits.

[36]  Robert Bogdan Staszewski,et al.  A digital ultra-fast acquisition linear frequency modulated PLL for mm-wave FMCW radars , 2009, 2009 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[37]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.