Neural networks in CMOS: a case study
暂无分享,去创建一个
[1] L.D. Jackel,et al. Analog electronic neural network circuits , 1989, IEEE Circuits and Devices Magazine.
[2] A. Masaki,et al. A wafer scale integration neural network utilizing completely digital circuits , 1989, International 1989 Joint Conference on Neural Networks.
[3] Y. Suzuki,et al. Digital systems for artificial neural networks , 1989, IEEE Circuits and Devices Magazine.
[4] Y. Hirai,et al. A digital neuro-chip with unlimited connectability for large scale neural networks , 1989, International 1989 Joint Conference on Neural Networks.
[5] T. Okabe,et al. A 1.4 M-transistor CMOS gate array with 4 ns RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[6] N. Farhat. Optoelectronic neural networks and learning machines , 1989, IEEE Circuits and Devices Magazine.