Classification and performance evaluation of instruction buffering techniques

The speed disparity between processor and memory subsystenis has been bridged in many existing large- scale scientific computers and microproc.essors with the help of instruction burners or instruction caches. In this pa.per we 'classify t.hese bulrers into traditional in- struction buffers, conventional inst,ruct.ion caches and prefetch queues, det.ail their prominent. features, and evaluat.e.the percormanre of buffers in srveral cxisting -systems, using trace driven siinulat,ion. We compare ihse srhemes wit,ti a recentl) pro1iose"d queue-based in- sihction cache nieniory. An implementation indrprn- dent. perforrnaiice metric is proposed for thi. various or- ganizations and used for the evaluat.ions. M'r analyze the simulation results and discuss the eIfec.1 of various paralneters RIIC~ as prefetch threshold, bus width and buffer size on performance.

[1]  James R. Goodman,et al.  Instruction Cache Replacement Policies and Organizations , 1985, IEEE Transactions on Computers.

[2]  Alan Jay Smith,et al.  Experimental evaluation of on-chip microprocessor cache memories , 1984, ISCA 1984.

[3]  James R. Goodman,et al.  On the use of registers vs. cache to minimize memory traffic , 1986, ISCA '86.

[4]  Glenn A. Gibson,et al.  Microcomputer Systems: The 8086/8088 Family Architecture Programming and Design, Second Edition , 1986 .

[5]  David R. Ditzel.  Special Feature Program Measurements on a High-Level Language Computer , 1980, Computer.

[6]  Kay A. Robbins,et al.  The Cray X-MP/Model 24 , 1989, Lecture Notes in Computer Science.

[7]  Alan Jay Smith,et al.  Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.

[8]  Paul B. Schneck,et al.  Supercomputer Architecture , 1987 .

[9]  David W. Anderson,et al.  The IBM System/360 model 91: machine philosophy and instruction-handling , 1967 .

[10]  William D. Strecker,et al.  Transient behavior of cache memories , 1983, TOCS.

[11]  M. K. Farrens,et al.  Improving performance of small on-chip instruction caches , 1989, ISCA '89.

[12]  Alan Jay Smith.  Cache memory design: an evolving art , 1987 .

[13]  Alan Jay Smith.  Cache memory design: an art evolves , 1987 .

[14]  Janak H. Patel,et al.  Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.

[15]  David B. Wortman,et al.  Static and Dynamic Characteristics of XPL Programs , 1975, Computer.

[16]  Michael J. Flynn,et al.  Performance trade-offs for microprocessor cache memories , 1988, IEEE Micro.

[17]  Janak H. Patel,et al.  Performance evaluation of on-chip register and cache organizations , 1988, ISCA '88.

[18]  Alan Jay Smith,et al.  Line (Block) Size Choice for CPU Cache Memories , 1987, IEEE Transactions on Computers.

[19]  J. E. Thornton.  Design of a Computer: The Control Data 6600 , 1970 .