A fault tolerant approach for application-specific Network-on-Chip

In this paper, a fault tolerant method is proposed for application specific Network on Chip. The goal of this paper is to determine a replacement path when faults occur on network links. Selecting criteria for the replacement path is choosing minimal path with the least congestion. In the proposed method, a decision tree structure is employed and a method for calculating Network on Chip reliability is introduced to improve the reliability of the fault tolerant Network on Chip and traffic distribution is, thus, improved and the effect of the presented design on yield. This technique is applicable for any topology and routing algorithms and ensures that, even if the links are faulty, the network will not be deadlocked and the system will continue to work properly.

[1]  Kwang-Ting Cheng,et al.  A Cost Analysis Framework for Multi-core Systems with Spares , 2008, 2008 IEEE International Test Conference.

[2]  José Duato,et al.  An Efficient Implementation of Distributed Routing Algorithms for NoCs , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[3]  Natalie D. Enright Jerger,et al.  On-Chip Networks , 2009, On-Chip Networks.

[4]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[5]  Federico Silla,et al.  Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.