Testing of crosstalk-type dynamic faults in interconnection networks with use of Ring LFSRs

The paper highlights the need to apply the test-per-clock method at full clock rates to test crosstalks in networks of long interconnections between modules in a System on a Chip (SoC). The proposed method of testing n-interconnects involves the 3n-R-LFSR (Ring Linear Feedback Shift Register) with a polynomial that guarantees the long counting cycle. The part of the ring LFSR that generates test patterns has double number of flip-flops where every second flip-flop is connected to the network of interconnections under test. It has been proved that the 3n-R-LFSR register is capable to generate all the two-test patterns that are necessary for the network with n interconnections. The completed simulation experiments evidenced efficiency of the method application to test crosstalks that are manifested by either an glitch or an edge delay.

[1]  Benoit Nadeau-Dostie,et al.  An embedded technique for at-speed interconnect testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  A. Hlawiczka,et al.  Application of modified ring LFSRs for interconnect faults detection , 2008, 2008 15th International Conference on Mixed Design of Integrated Circuits and Systems.

[3]  Krzysztof Gucwa,et al.  Interconnect Faults Identification and Localization Using Modified Ring LFSRs , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[4]  Krzysztof Gucwa,et al.  Test-per-Clock Detection, Localization and Identification of Interconnect Faults , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[5]  Chauchin Su,et al.  Configuration free SoC interconnect BIST methodology , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Qiang Xu,et al.  Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs , 2007, 2007 IEEE International Test Conference.

[7]  Mehrdad Nourani,et al.  Testing interconnects for noise and skew in gigahertz SoCs , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[9]  Sujit Dey,et al.  Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Abhijit Chatterjee,et al.  Switching activity generation with automated BIST synthesis forperformance testing of interconnects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Chauchin Su,et al.  A unified approach to detecting crosstalk faults of interconnects in deep sub-micron VLSI , 2004, 13th Asian Test Symposium.

[12]  Leon van de Logt,et al.  An extension to jtag for at-speed debug on a system. , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[13]  T. Waayers,et al.  An extension to JTAG for at-speed debug on a system , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[14]  Artur Jutman,et al.  At-speed on-chip diagnosis of board-level interconnect faults , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[15]  Mehrdad Nourani,et al.  Multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity , 2003, Proceedings 21st International Conference on Computer Design.

[16]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using extended JTAG architecture , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Tomasz Garbolino,et al.  On application of polynominal algebra for identification of dynamic faults in interconnects , 2008 .

[18]  Jacob Savir.  Generator choices for delay test , 1995, Proceedings of the Fourth Asian Test Symposium.

[19]  Antonio Rubio,et al.  Noise generation and coupling mechanisms in deep-submicron ICs , 2002, IEEE Design & Test of Computers.

[20]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[21]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).