Challenges for Semiconductor Test Engineering: A Review Paper

Today’s economical cycles challenge the test program generation process for semiconductors with regard to productivity, time-to-market, increasing quality requirements and manufacturing robustness, while, at the same time, the complexity of the system-on-a-chip mixed-signal integrated circuits to be tested increases significantly. Furthermore, commercial challenges in combination with competitive advantage become an important factor, not only within semiconductor manufacturing, but also within test program development. This paper provides a review of these challenges, and how they might be addressed. We first give a short introduction and background on semiconductor testing and test development with the focus on mixed-signal and systems-on-chip. This is followed by current roadmaps and considerations for test program software development. Based on the highlighted strength and weaknesses of the reviewed approaches, the authors conclude with some recommendations to address these challenges by adopting software engineering methods for the test program development process.

[1]  Phil Nigh The increasing importance of on-line testing to ensure high-reliability products , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[3]  J.N. Hulett Ask the user: a practical approach to test program set development , 2004, Proceedings AUTOTESTCON 2004..

[4]  R. Madhusudhanan,et al.  A BIST TPG for Low Power Dissipation and High Fault Coverage , 2009 .

[5]  C.R. Barker,et al.  Improving test time on a COTS based system , 2005, IEEE Autotestcon, 2005..

[6]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  S.J. O'Donnell,et al.  Adopting IVI: an incremental approach, one year later [ATE applications] , 2003, Proceedings AUTOTESTCON 2003. IEEE Systems Readiness Technology Conference..

[8]  K. Ellis Signal and test definition - an IEEE standard , 2003, Proceedings AUTOTESTCON 2003. IEEE Systems Readiness Technology Conference..

[9]  S. Dakshinamoorthy Zero Defects Quality and Reliability Challenges for Growing Markets , 2008, 2008 IEEE International Integrated Reliability Workshop Final Report.

[10]  Fabrizio Lombardi,et al.  Analysis and measurement of fault coverage in a combined ATE and BIST environment , 2004, IEEE Transactions on Instrumentation and Measurement.

[11]  Yann-Gaël Guéhéneuc,et al.  Reuse or rewrite: Combining textual, static, and dynamic analyses to assess the cost of keeping a system up-to-date , 2008, 2008 IEEE International Conference on Software Maintenance.

[12]  Nicole Rose,et al.  Automated Generation of Device Test Software , 1982, ITC.

[13]  C.K. Clendenin Flexible test systems - an adaptive architecture to preserve existing investment and enable use of emerging technologies , 2004, Proceedings AUTOTESTCON 2004..

[14]  C. S. Ackermann,et al.  Monitoring supplier quality at p.p.m. levels , 1992, [1992 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium.

[15]  Daniel Brand,et al.  Evidence-Based Analysis and Inferring Preconditions for Bug Detection , 2007, 2007 IEEE International Conference on Software Maintenance.

[16]  Andrew B. Kahng,et al.  A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS) , 2009, 2009 International SoC Design Conference (ISOCC).

[17]  Burlison,et al.  Protocol aware test .. It has a role, but where? And how? , 2007 .

[18]  Hironori Washizaki,et al.  A Framework for Measuring and Evaluating Program Source Code Quality , 2007, PROFES.

[19]  Ethan Mollick,et al.  Establishing Moore's Law , 2006, IEEE Annals of the History of Computing.

[20]  R. P. Oblad Achieving robust interchangeability of test assets in ATE systems , 1999, 1999 IEEE AUTOTESTCON Proceedings (Cat. No.99CH36323).

[21]  J. Rivoir We Need Faster & Deeper Scan and More Realistic Tests , 2008 .

[22]  Salem Abdennadher Effects of Advances in Analog, Mixed Signal and IO Circuits on Test Strategies , 2008, 2008 17th Asian Test Symposium.

[23]  宮崎 祐,et al.  Designing the Conformance Test Program for Programming Language Processors , 1993 .

[24]  Rochit Rajsuman,et al.  New trends drive ATE open architecture , 2005 .

[25]  Chien-In Henry Chen,et al.  Efficient approaches to low-cost high-fault coverage VLSI BIST designs , 1998 .

[26]  Markus Schmid,et al.  Test Software Generation Productivity and Code Quality Improvement by applying Software Engineering Techniques , 2006, 2006 IEEE International Test Conference.

[27]  J. Bucy The semiconductor industry challenges in the decade ahead , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[28]  K. H. Bennett,et al.  Journal of software maintenance : research and practice , 1989 .

[29]  Ajay Khoche,et al.  STIL P1450.4: A standard for test flow specification , 2010, 2010 IEEE International Test Conference.

[30]  Timo Mantere,et al.  Evolutionary software engineering, a review , 2005, Appl. Soft Comput..

[31]  Bill Shoup,et al.  Quality and Responsibility , 2010 .

[32]  Dale E. Hoffman Homegrown Tools and Equipment versus EDA and ATE Vendors: The Future of Design to Test Product Lines , 2002, ITC.

[33]  B. Gessner How to ensure zero defects from the beginning with semiconductor test methods , 2007, 2007 IEEE International Test Conference.

[34]  Ishak Aris,et al.  Challenges and directions for testing IC , 2004, Integr..

[35]  G. E. Geathers The IVI foundation signal interface; a new industry standard , 2001, 2001 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. (Cat. No.01CH37237).

[36]  Mark Zwolinski,et al.  Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations , 2004, J. Electron. Test..

[37]  Erik Jan Marinissen,et al.  Recent advances in test planning for modular testing of core-based SOCs , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[38]  Jacob A. Abraham,et al.  Pseudorandom Test of Nonlinear Analog and Mixed-Signal Circuits Based on a Volterra Series Model , 2011, J. Electron. Test..

[39]  Greg Aldrich 100 DPPM in nanometer technology... is it achievable? , 2004, 2004 International Conferce on Test.

[40]  Edward J. McCluskey,et al.  Design for testability and testing of IEEE 1149.1 TAP controller , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[41]  T. Ono,et al.  An automatic test program generator , 1991, Proceedings IECON '91: 1991 International Conference on Industrial Electronics, Control and Instrumentation.

[42]  Abhijit Chatterjee,et al.  Specification-driven test generation for analog circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[43]  Lee Y. Song Future ate: perspectives & requirements , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[44]  M. Soma Automatic test generation algorithms for analogue circuits , 1996 .

[45]  C. Nelson,et al.  Enabling innovation in test manufacturing through ATE software standards , 2005, ISSM 2005, IEEE International Symposium on Semiconductor Manufacturing, 2005..

[46]  ShiJie Wen,et al.  Addressing IC component Quality and Reliability assurance challenges , 2009, 2009 IEEE International Reliability Physics Symposium.

[47]  M. Brown,et al.  A case study: Developing a complete test program using IEEE 1641 , 2007, 2007 IEEE Autotestcon.

[48]  S. Brown Changing the automatic test paradigm through concurrent measurement and test development , 2003, Proceedings AUTOTESTCON 2003. IEEE Systems Readiness Technology Conference..

[49]  K. Ham An alternative to traditional software rehosting , 2004, Proceedings AUTOTESTCON 2004..

[50]  F. J. Owens,et al.  Commercial Challenges and Quality Robustness Issue in Semiconductor Manufacture Test and Measurement , 2010 .

[51]  A. Orso,et al.  Retesting software during development and maintenance , 2008, 2008 Frontiers of Software Maintenance.

[52]  A. Hulme,et al.  Implementing IEEE 1641 - using a complete system , 2008, 2008 IEEE AUTOTESTCON.

[53]  Janice Singer,et al.  How Programmers can Turn Comments into Waypoints for Code Navigation , 2007, 2007 IEEE International Conference on Software Maintenance.

[54]  Donald L. Wheater Ate-customer perspectives & requirements panel , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[55]  唐飞 Logic built-in self-test system , 2010 .

[56]  Valentin von Tils Zero Defects - Reliability for Automotive Electronics , 2008, 2008 International Interconnect Technology Conference.

[57]  T. Popolo,et al.  Dramatically reduce TPS development costs over all ATE platforms while still achieving accurate test results , 2008, 2008 IEEE AUTOTESTCON.

[58]  Max Thrailhll Implementing a Test Foundation Framework in LabVIEW , 1997 .

[59]  Sanjay Sengupta Test strategies for nanometer technologies , 2004, 2004 International Conferce on Test.

[60]  S.J. O'Donnell,et al.  Adopting IVI: an incremental approach [Interchangeable Virtual Instruments] , 2002, Proceedings, IEEE AUTOTESTCON.

[61]  Andrew Moran,et al.  Automated translation of legacy code for ATE , 2001, ITC.

[62]  Danilo Caivano,et al.  A maintenance oriented Framework for software components characterization , 2007, 11th European Conference on Software Maintenance and Reengineering (CSMR'07).