A Charge-Sharing-Based Two-Phase Charging Scheme for Zero-Crossing-Based Integrator Circuits

As an effort to improve the energy efficiency of switched-capacitor circuits, zero-crossing- based integrators (ZCBI) that consist of zero-crossing detectors and charging circuits have been proposed. To break the trade-off between accuracy and speed, ZCBI typically employs a two-phase charging scheme that relies on an additional threshold for zero-crossing detection. This paper proposes a simpler realization method of the two-phase charging scheme by means of charge sharing. To demonstrate feasibility of the proposed method, we designed and fabricated a second-order delta-sigma modulator in 180-nm complementary metal–oxide–semiconductor (CMOS) technology. The measurement results show that the modulator exhibits a peak signal-to-noise-and-distortion ratio (SNDR) of 46.3 dB over the bandwidth of 156 kHz with the power consumption of 684 µW. We also designed the same modulator in 65-nm CMOS technology and simulation results imply that the proposed circuit is able to achieve a much better energy efficiency in advanced technology.

[1]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[2]  Chao Chen,et al.  A 1V 14b self-timed zero-crossing-based incremental ΔΣ ADC , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Shanthi Pavan,et al.  A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio Applications , 2008, IEEE Journal of Solid-State Circuits.

[4]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[5]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.

[6]  Parviz Amiri,et al.  High-accuracy Comparator-Based Switched-Capacitor structure , 2010, IEICE Electron. Express.

[7]  Trond Ytterdal,et al.  CBSC pipelined ADC with comparator preset, and comparator delay compensation , 2009, 2009 NORCHIP.

[8]  Un-Ku Moon,et al.  Pseudo-differential zero-crossing-based circuit with differential error suppression , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[9]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[10]  Sai-Weng Sin,et al.  A modified charging algorithm for comparator-based switched-capacitor circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[11]  K. Bult.  Broadband communication circuits in pure digital deep sub-micron CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[12]  Borivoje Nikolic,et al.  Scaling of analog-to-digital converters into ultra-deep-submicron CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[13]  Un-Ku Moon,et al.  A 630μW zero-crossing-based ΔΣ ADC using switched-resistor current sources in 45nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[14]  Jae Hoon Shim,et al.  A Low-Power 2nd-Order Delta-Sigma ADC with an Inverter-Based Zero-Crossing Detector , 2018, 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[15]  Anthony Chan Carusone,et al.  A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs , 2012, IEEE Journal of Solid-State Circuits.

[16]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  R.W. Dutton,et al.  Impact of Scaling on Analog Performance and Associated Modeling Needs , 2006, IEEE Transactions on Electron Devices.

[18]  Lei Wu,et al.  Efficient common-mode feedback circuits for pseudo-differential switched-capacitor stages , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).