Low-Power High-Speed Hybrid Wave-Pipeline Architectures for Binary Morphological Dilation

[1]  Viktor Öwall,et al.  A low complexity architecture for binary image erosion and dilation using structuring element decomposition , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  José G. Delgado-Frias,et al.  A high performance hybrid wave-pipelined multiplier , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[3]  Jabulani Nyathi,et al.  A high performance, hybrid wave-pipelined linear feedback shift register with skew tolerant clocks , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[4]  José G. Delgado-Frias,et al.  A hybrid wave pipelined network router , 2002 .

[5]  Theodora A. Varvarigou,et al.  Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures , 2000, J. VLSI Signal Process..

[6]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Anastasios N. Venetsanopoulos,et al.  Flexible architectures for morphological image processing and analysis , 1992, IEEE Trans. Circuits Syst. Video Technol..

[8]  Paul Wintz,et al.  Digital image processing (2nd ed.) , 1987 .

[9]  Kenneth E. Batcher,et al.  Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[10]  José G. Delgado-Frias,et al.  A Pipelined Multiplier Using A Hybrid Wave-Pipelining Scheme , 2005, CDES.

[11]  Hyun Geun Yu,et al.  Morphological Image Segmentation for Co-Aligned Multiple Images Using Watersheds Transformation , 2004 .

[12]  Jean Serra,et al.  Image Analysis and Mathematical Morphology , 1983 .

[13]  M. Duff,et al.  PARALLEL PROCESSORS FOR DIGITAL IMAGE PROCESSING , 1979 .

[14]  Peter Stucki,et al.  Advances in Digital Image Processing , 1979, Springer US.