Design of power-efficient pipelined truncated multipliers with various output precision
暂无分享,去创建一个
[1] Muhammad E. S. Elrabaa,et al. Advanced Low-Power Digital Circuit Techniques , 1997 .
[2] Kimiyoshi Usami,et al. A clock-gating method for low-power LSI design , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[3] Kiyoung Choi,et al. Power minimization of functional units partially guarded computation , 2000, ISLPED '00.
[4] Massoud Pedram,et al. Precomputation-based guarding for dynamic and leakage power reduction , 2003, Proceedings 21st International Conference on Computer Design.
[5] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[6] Paul M. Embree,et al. C Language Algorithms for Digital Signal Processing , 1991 .
[7] Chien-Nan Kuo,et al. Low-power fixed-width array multipliers , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[8] Davide De Caro,et al. Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Michael J. Schulte,et al. Reduced power dissipation through truncated multiplication , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.
[10] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[11] Magdy Bayoumi,et al. A novel architecture for low-power design of parallel multipliers , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[12] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.