Asymmetric channel doping profile and temperature reduction influence on the performance of current mirrors implemented with FD SOI nMOSFETs

In this work a comparison between the performance of current mirrors implemented with uniformly doped and graded-channel (GC) transistors operating down to low temperature (150 K) is presented. This analysis has been carried out through experimental measurements of Common-source, Cascode and Wilson current mirrors architectures. The advantages of the use of graded-channel transistors for implementation of current mirrors in comparison to standard ones is discussed, focusing on the increase of output swing and output resistance. In all architectures some performance degradation has been observed with the temperature reduction, although current mirrors with GC transistors still present better performance than those implemented with standard SOI transistors. Two-dimensional numerical simulations were performed in order to further investigate the behavior of graded-channel current mirrors, looking at the bias condition of each transistor in the current mirror architectures. The obtained results indicate that good performance, compared to that of GC current mirrors, may be obtained by combining both standard and graded-channel transistors, rather than using the same channel engineering for all devices in the circuit.

[1]  Denis Flandre,et al.  Analysis of the thin-film SOI lateral bipolar transistor and optimization of its output characteristics for high-temperature applications , 2002 .

[2]  R. K. Sharma,et al.  Device Design Engineering for Optimum Analog/RF Performance of Nanoscale DG MOSFETs , 2012, IEEE Transactions on Nanotechnology.

[3]  Abhinav Kranti,et al.  Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications , 2004 .

[4]  Denis Flandre,et al.  Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETS , 2006, Microelectron. J..

[5]  Abhinav Kranti,et al.  Nonclassical Channel Design in MOSFETs for Improving OTA Gain-Bandwidth Trade-Off , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Denis Flandre,et al.  Study of Matching Properties of Graded-Channel SOI MOSFETs , 2008 .

[7]  L. Vendrame,et al.  An Analysis of Temperature Impact on MOSFET Mismatch , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.

[8]  Jean-Pierre Colinge,et al.  Fully-depleted SOI CMOS for analog applications , 1998 .

[10]  Denis Flandre,et al.  The graded-channel SOI MOSFET to alleviate the parasitic bipolar effects and improve the output characteristics , 1999 .

[11]  P. Sakalas,et al.  Experimental Investigation of RF Noise Performance Improvement in Graded-Channel MOSFETs , 2009, IEEE Transactions on Electron Devices.

[12]  Denis Flandre,et al.  Modelling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits , 1996 .

[13]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[14]  Denis Flandre,et al.  Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects , 2000 .

[15]  Taylor R. Efland,et al.  High-voltage drain extended MOS transistors for 0.18-/spl mu/m logic CMOS process , 2001 .

[16]  L. Rubin.  Low Temperature Electronics: Physics, Devices, Circuits, and Applications , 2002 .

[17]  Denis Flandre,et al.  Performance of Common-Source, Cascode and Wilson Current Mirrors Implemented with Graded Channel SOI nMOSFETs in a Wide Temperature Range , 2009 .

[18]  Denis Flandre,et al.  Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications , 2006, Microelectron. J..

[19]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[20]  Jean-Pierre Raskin,et al.  An asymmetric channel SOI nMOSFET for improving DC and microwave characteristics , 2002 .

[21]  D. Flandre,et al.  Advantages of the graded-channel SOI FD MOSFET for application as a quasi-linear resistor , 2005, IEEE Transactions on Electron Devices.

[22]  F. Danneville,et al.  Analog, RF and nonlinear behaviors of submicron graded channel partially depleted SOI MOSFETs , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[23]  R. K. Sharma,et al.  Analog/RF figures of merit of advanced DG MOSFETs , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).

[24]  Denis Flandre,et al.  Analog performance and application of graded-channel fully depleted SOI MOSFETs , 2000 .

[25]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[26]  Jean-Pierre Raskin,et al.  Graded Channel concept used to improve RF noise of an industrial 0.15 µm SOI CMOS technology , 2010 .

[27]  Denis Flandre,et al.  Advantages of graded-channel SOI nMOSFETs for application as source-follower analog buffer , 2008 .

[28]  F. Danneville,et al.  DC and RF temperature behavior of deep submicron Graded Channel MOSFETs , 2009, 2009 IEEE International SOI Conference.

[29]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[30]  Denis Flandre,et al.  Analog circuit design using graded-channel silicon-on-insulator nMOSFETs , 2002 .