eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip

This paper presents a novel routing algorithm called eXtended Torus routing algorithm for networks-on-chip (XTRANC) which supports topologyies based on a variable number and size of inner-torus building blocks. The inner-tori partition a traditional mesh network into an arbitrary number of sub-networks to increase the mesh performance. The sub-networks can generate non-regular global topologies which are also supported by the XTRANC algorithm. XTRANC is especially suitable for dynamically reconfigurable networks mapped to commercial FPGAs in which additional links are added to the mesh topology at run-time to reduce congestion depending on application behaviour and resource availability. XTRANC allows the insertion of links as requested by different parts of the application without centralized control and this research shows that despite this dynamic behaviour the routing algorithm remains deadlock free.

[1]  José L. Núñez-Yáñez,et al.  Dynamic Reconfiguration Optimisation with Streaming Data Decompression , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[2]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[3]  Mohammad Hosseinabady,et al.  Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles , 2012, IET Comput. Digit. Tech..

[4]  Sudhanshu Choudhary,et al.  Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm , 2012, International Journal of Automation and Computing.

[5]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[6]  Stephan Wong,et al.  Architecture of Computing Systems - ARCS 2009, 22nd International Conference, Delft, The Netherlands, March 10-13, 2009. Proceedings , 2009, ARCS.

[7]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Cristinel Ababei.  Efficient Congestion-Oriented Custom Network-on-Chip Topology Synthesis , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[9]  Anna T. Lawniczak,et al.  Performance of data networks with random links , 1999, ArXiv.

[10]  Ahmad Patooghy,et al.  XYX: A Power & Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip , 2009, 2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[11]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[12]  S. Choudhary,et al.  A new NoC architecture based on partial interconnection of mesh networks , 2011, 2011 IEEE Symposium on Computers & Informatics.

[13]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Harald Michalik,et al.  SoCWire: A Robust and Fault Tolerant Network-on-Chip Approach for a Dynamic Reconfigurable System-on-Chip in FPGAs , 2009, ARCS.

[15]  Simon J. Hollis,et al.  Skip-links: A dynamically reconfiguring topology for energy-efficient NoCs , 2010, SoC.

[16]  Dara Rahmati,et al.  Power-efficient deterministic and adaptive routing in torus networks-on-chip , 2012, Microprocess. Microsystems.

[17]  Mohsen Nickray,et al.  Adaptive routing using context-aware agents for networks on chips , 2009, 2009 4th International Design and Test Workshop (IDT).