Electromigration in Ni/Sn intermetallic micro bump joint for 3D IC chip stacking

In this study, we used a chip-on-chip test vehicle with 30μm pitch lead-free solder micro bump to study the electromigration reliability of solder micro bump interconnection used for 3D chip stacking. The structure of micro bump composed of Sn2.5Ag solder material with Cu/Ni under bump metallization (UBM) was selected. Two types of interconnection were chosen to evaluate the effect of the joint structure on electromigration behavior. The type I was the chip stacking sample with the IMC / Sn (5 um thick) / IMC joint structure, while the type II was the sample with fully transformed Ni3Sn4 intermetallic (IMC) joints made by the post-treatment of long time thermal aging. Electromigration test was performed on the four point Kelvin structure and daisy-chain structure under the current stressing of 104∼105 A/cm2 at an ambient temperature of 150°C. During the electromigration test, the resistance increase was in-situ monitored to determine the definite time to failure. The microstructure evolution was also examined at different stages of joint resistance increase. From the testing results, the rapid increase of joint resistance was found at the early stage under current stressing in the type I micro bump. After that, the joint resistance increase became slower. This mild increasing stage was much longer than the early stage. For the type II sample, however, the resistance increasing rate was quiet lower than that of the type I sample at the identical testing time. With a higher current density in the order of 105 A/cm2 in the micro joint, the effect of joule heating caused the damage happened in Al trace and Cu UBM while the residual Sn solder had been transformed to be Ni3Sn4 IMC totally and few voids were found around IMC by the microstructure observation. When applied a current density in the order of 104 A/cm2 on the micro joint, the residual Sn was also fully transformed to be IMC. However, the failure mode of the micro joint is not clear yet because the experiments are still on-going. The resistance variation is showing a steady state under such a condition of current stressing and so far no open failure happened.

[1]  Y. Nemoto,et al.  High-performance vertical interconnection for high-density 3D chip stacking package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[2]  Mitsumasa Koyanagi,et al.  10 µm fine pitch Cu/Sn micro-bumps for 3-D super-chip stack , 2009, 2009 IEEE International Conference on 3D System Integration.

[3]  A. Kumar,et al.  Development of Fine Pitch Solder Microbumps for 3D Chip Stacking , 2008, 2008 10th Electronics Packaging Technology Conference.

[4]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[5]  Y. Lai,et al.  Effect of electromigration in the anodic Al interconnect on melting of flip chip solder joints , 2007 .

[6]  John H. Lau,et al.  Three dimensional interconnects with high aspect ratio TSVs and fine pitch solder microbumps , 2009, 2009 59th Electronic Components and Technology Conference.

[7]  B. Dang,et al.  3D Chip Stacking Technology with Low-Volume Lead-Free Interconnections , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[8]  J. Lau,et al.  Electromigration study of 50 µm pitch micro solder bumps using four-point Kelvin structure , 2009, 2009 59th Electronic Components and Technology Conference.

[9]  Kevin Barraclough,et al.  I and i , 2001, BMJ : British Medical Journal.

[10]  E Beyne,et al.  Reliability testing of Cu-Sn intermetallic micro-bump interconnections for 3D-device stacking , 2010, 3rd Electronics System Integration Technology Conference ESTC.