Congestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
暂无分享,去创建一个
[1] Lionel M. Ni,et al. A survey of wormhole routing techniques in direct networks , 1993, Computer.
[2] Ahmad Khademzadeh,et al. LATEX: New Selection Policy for Adaptive Routing in Application-Specific NoC , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.
[3] Vincenzo Catania,et al. Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.
[4] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[5] Pedro López,et al. On the Influence of the Selection Function on the Performance of Networks of Workstations , 2000, ISHPC.
[6] Wolfgang Trumler,et al. Self-optimized Routing in a Network on-a-Chip , 2008, BICC.
[7] Vincenzo Catania,et al. Bandwidth-aware routing algorithms for networks-on-chip platforms , 2009, IET Comput. Digit. Tech..
[8] Radu Marculescu,et al. Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.
[9] An-Yeu Wu,et al. Regional ACO-based routing for load-balancing in NoC systems , 2010, 2010 Second World Congress on Nature and Biologically Inspired Computing (NaBIC).
[10] Ge-Ming Chiu,et al. The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..
[11] Natalie D. Enright Jerger,et al. DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[12] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[13] Bashir M. Al-Hashimi,et al. Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[14] An-Yeu Wu,et al. Traffic-and thermal-aware routing for throttled three-dimensional Network-on-Chip systems , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.
[15] Arash Dana,et al. Congestion Aware Routing Algorithm for Mesh Network-on-chip Platform , 2012 .
[16] Akram Reza,et al. PathAware: A contention-aware selection function for application-specific Network-On-Chips , 2012, NORCHIP 2012.
[17] Vincenzo Catania,et al. Power-aware selection policy for networks on chip , 2011, 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).
[18] Stephen W. Keckler,et al. Regional congestion awareness for load balance in networks-on-chip , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.