Hardware acceleration of a face detection system on FPGA

Face detection is a computer technology that has been used in various applications such as biometric authentication, surveillance, computer interaction and social media. It is the process of detecting faces in an image or video stream and is an important step that precedes face recognition. Many researchers in recent years are implementing real time and accurate face detection system on FPGA due to computing resource and design flexibility. This paper presents an implementation of a face detection system accelerated on FPGA for high throughput. The proposed system utilizes stream-oriented hardware architecture to perform image pre-processing, skin segmentation, filtering as well as connected component labeling processes. Window-based image processing such as median and morphological filtering were accelerated using line buffering technique to achieve maximum throughput. The detection system was implemented on an Altera Cyclone IV FPGA and was benchmarked against a software implementation using NIOS II soft-core processor. The hardware design achieved a speed-up of 250 times compared to software implementation when processing a RGB video frame of 800×600 pixel size.

[1]  Donald G. Bailey,et al.  Design for Embedded Image Processing on FPGAs: Bailey/Design for Embedded Image Processing on FPGAs , 2011 .

[2]  N. Sudha,et al.  A pipelined memory-efficient architecture for face detection and tracking on a multicore environment , 2015, 2015 19th International Symposium on VLSI Design and Test.

[3]  A. Sheikholeslami,et al.  Real-time face detection and lip feature extraction using field-programmable gate arrays , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[4]  Keith Jack,et al.  Video Demystified: A Handbook for the Digital Engineer , 1993 .

[5]  Ming Che,et al.  A Hardware/Software Co-design of a Face Detection Algorithm Based on FPGA , 2010, 2010 International Conference on Measuring Technology and Mechatronics Automation.

[6]  Nai-Jian Wang,et al.  A real-time multi-face detection system implemented on FPGA , 2012, 2012 International Symposium on Intelligent Signal Processing and Communications Systems.

[7]  Cato Marwell Jonassen,et al.  Embedded Demonstrator for Video Presentation and Manipulation , 2010 .

[8]  Abdallah S. Abdallah Investigation of New Techniques for Face detection , 2007 .

[9]  Andrew Hunter,et al.  FPGA implementation of Naive Bayes classifier for visual object recognition , 2011, CVPR 2011 WORKSHOPS.

[10]  Ryan Kastner,et al.  Fpga-based face detection system using Haar classifiers , 2009, FPGA '09.

[11]  Christopher J. Rericha FPGA implementation and performance comparison of a Bayesian face detection system , 2006 .

[12]  Donald G. Bailey,et al.  Design for Embedded Image Processing on FPGAs , 2011 .

[13]  Alex Pentland,et al.  Face Recognition for Smart Environments , 2000, Computer.