A fuzzy model for path delay fault detection

A fuzzy model is proposed to analyze the effectiveness of test pairs targeting path delay faults. This model is accurate enough to rank nonrobust tests by accounting for conditions not considered in existing models. It remains fully consistent with the traditional test robustness analysis. Finally, it also provides a coverage metric to be used to rank whole test sets. The proposed model has been implemented in a logic level path delay fault simulator. Its accuracy has been validated, for a set of combinational benchmarks, by means of a Monte Carlo logic-level event-driven path delay fault simulator.

[1]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[2]  Arnold Neumaier,et al.  Fuzzy modeling in terms of surprise , 2003, Fuzzy Sets Syst..

[3]  Janak H. Patel,et al.  Testing of critical paths for delay faults , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Irith Pomeranz,et al.  Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Sandip Kundu,et al.  Circuit and platform design challenges in technologies beyond 90nm , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Vishwani D. Agrawal,et al.  Energy models for delay testing , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Andrzej J. Strojwas,et al.  A Unified Approach for Timing Verification and Delay Fault Testing , 1997 .

[8]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[9]  M. Ray Mercer,et al.  The interdependence between delay-optimization of synthesized networks and testing , 1991, 28th ACM/IEEE Design Automation Conference.

[10]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[11]  Michael D. Ciletti,et al.  A quantitative measure of robustness for delay fault testing , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[12]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[13]  Premachandran R. Menon,et al.  Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.

[14]  C. Metra,et al.  A model for transient fault propagation in combinatorial logic , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[15]  Lalit M. Patnaik,et al.  Line coverage of path delay faults , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Haluk Konuk.  On invalidation mechanisms for non-robust delay tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[17]  Janak H. Patel,et al.  Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.

[18]  Kwang-Ting Cheng,et al.  Generation of High Quality Non-Robust Tests for Path Delay Faults , 1994, 31st Design Automation Conference.

[19]  Kurt Keutzer,et al.  Validatable nonrobust delay-fault testable circuits via logic synthesis , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Kwang-Ting Cheng,et al.  Generation of High Quality Tests for Robustly Untestable Path Delay Faults , 1996, IEEE Trans. Computers.