Conditions and Emulation of Double Pinch-off Points in Fractional-order Memristor

Recently, double pinch-off points have been discovered in some memristive devices where the I-V hysteresis curve intersects in two points generating triple lobes. This paper investigates a fractional-order flux-controlled mathematical model which is able to develop the multiple pinch-off points or multiple lobes. The conditions for observing double pinch-off points (triple lobes) are derived in addition to the locations of the pinch-off points which do not appear in the integer domain. Also, expressions for maximum and minimum conductance are derived. Finally, a floating fractional flux-controlled memristor emulator circuit to generate the triple lobes is introduced and discussed. The PSICE results and the mathematical model results are matched.

[1]  Klaus Witrisal,et al.  Memristor-based stored-reference receiver - the UWB solution? , 2009 .

[2]  Alessandro Calderoni,et al.  Voltage-Controlled Cycling Endurance of HfOx-Based Resistive-Switching Memory , 2015, IEEE Transactions on Electron Devices.

[3]  Ahmed Soltan,et al.  On the Analysis and Design of Fractional-Order Chebyshev Complex Filter , 2018, Circuits Syst. Signal Process..

[4]  Ahmed S. Elwakil,et al.  Memristor and Inverse Memristor: Modeling, Implementation and Experiments , 2017 .

[5]  Ahmad Taher Azar,et al.  FPGA implementation of two fractional order chaotic systems , 2017 .

[6]  Karthikeyan Rajagopal,et al.  Fractional Order Memristor No Equilibrium Chaotic System with Its Adaptive Sliding Mode Synchronization and Genetically Optimized Fractional Order PID Synchronization , 2017, Complex..

[7]  Dalibor Biolek,et al.  Memristor pinched hysteresis loops: Touching points, Part II , 2014, 2014 International Conference on Applied Electronics.

[8]  Ahmed Gomaa Radwan,et al.  On the analysis of current-controlled fractional-order memristor emulator , 2017, 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[9]  Todd J. Freeborn,et al.  A Survey of Fractional-Order Circuit Models for Biology and Biomedicine , 2013, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[10]  Dalibor Biolek,et al.  Memristor modeling based on its constitutive relation , 2010 .

[11]  Ahmed Gomaa Radwan,et al.  Fractional-order Memristor Response Under DC and Periodic Signals , 2015, Circuits Syst. Signal Process..

[12]  J. Valsa,et al.  Network Model of the CPE , 2011 .

[13]  Ahmed G. Radwan,et al.  Simple Floating Voltage-Controlled Memductor Emulator for Analog Applications , 2014 .

[14]  Leon O. Chua,et al.  If it’s pinched it’s a memristor , 2014 .

[15]  Dalibor Biolek,et al.  Memristor pinched hysteresis loops: Touching points, Part I , 2014, 2014 International Conference on Applied Electronics.

[16]  K. Miller,et al.  An Introduction to the Fractional Calculus and Fractional Differential Equations , 1993 .

[17]  Jeyavijayan Rajendran,et al.  Design Considerations for Multilevel CMOS/Nano Memristive Memory , 2012, JETC.

[18]  Giuseppe Grassi,et al.  On the simplest fractional-order memristor-based chaotic system , 2012 .

[19]  Ahmed S. Elwakil,et al.  A Simple Model of Double-Loop Hysteresis Behavior in Memristive Elements , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Gary Bohannan,et al.  A physical experimental study of the fractional harmonic oscillator , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[21]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[22]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[23]  Ahmed S. Elwakil,et al.  Series and parallel circuit models containing memristors and inverse memristors , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).