Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM
暂无分享,去创建一个
Wei-Kuan Shih | Yuan-Hao Chang | Tseng-Yi Chen | Hsin-Wen Wei | Shuo-Han Chen | Yu-Ming Chang | Pei-Wen Hsiao
[1] Jin-Soo Kim,et al. zFTL: power-efficient data compression support for NAND flash-based consumer electronics devices , 2011, IEEE Transactions on Consumer Electronics.
[2] A. Pirovano,et al. Numerical Implementation of Low Field Resistance Drift for Phase Change Memory Simulations , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.
[3] Chita R. Das,et al. Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs , 2012, DAC Design Automation Conference 2012.
[4] Tei-Wei Kuo,et al. Write-aware memory management for hybrid SLC-MLC PCM memory systems , 2017, SIAP.
[5] Norman P. Jouppi,et al. Understanding the trade-offs in multi-level cell ReRAM memory design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[6] Tao Li,et al. Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN).
[7] Yanxiang He,et al. Compiler directed write-mode selection for high performance low power volatile PCM , 2013, LCTES '13.
[8] Jeffrey Katcher,et al. PostMark: A New File System Benchmark , 1997 .
[9] Yiran Chen,et al. 3M-PCM: Exploiting multiple write modes MLC phase change main memory in embedded systems , 2014, 2014 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[10] D. Ielmini,et al. Analytical Modeling of Chalcogenide Crystallization for PCM Data-Retention Extrapolation , 2007, IEEE Transactions on Electron Devices.
[11] Wei Wu,et al. Optimizing NAND flash-based SSDs via retention relaxation , 2012, FAST.
[12] Eunji Lee,et al. Design and Implementation of a Journaling File System for Phase-Change Memory , 2015, IEEE Transactions on Computers.
[13] Zhiping Jia,et al. Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[14] Eunji Lee,et al. Unioning of the buffer cache and journaling layers with non-volatile memory , 2013, FAST.
[15] Wei-Kuan Shih,et al. Enabling write-reduction strategy for journaling file systems over byte-addressable NVRAM , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[16] Ren-Shuo Liu,et al. NVM duet: unified working memory and persistent store architecture , 2014, ASPLOS.