Simulation-based analysis of SEU effects in SRAM-based FPGAs
暂无分享,去创建一个
[1] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[2] Raoul Velazco,et al. Radiation test methodology for SRAM-based FPGAs by using THESIC+ , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..
[3] Bharat L. Bhuva,et al. Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .
[4] Jean Arlat,et al. Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..
[5] Jacob A. Abraham,et al. FERRARI: A Flexible Software-Based Fault and Error Injection System , 1995, IEEE Trans. Computers.
[6] M. Caffrey,et al. Correcting single-event upsets through virtex partial configuration , 2000 .
[7] Johan Karlsson,et al. Fault injection into VHDL models: the MEFISTO tool , 1994 .
[8] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[9] Bharat L. Bhuva,et al. Simulation of SEU transients in CMOS ICs , 1991 .
[10] D. Bortolato,et al. Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[11] Régis Leveugle,et al. Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..
[12] Sergio D'Angelo,et al. A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAs , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[13] Bharat L. Bhuva,et al. Switch-level simulation of total dose effects on CMOS VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] S. Rezgui,et al. Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .
[15] Anthony Salazar,et al. Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .
[16] E. Fuller,et al. RADIATION CHARACTERIZATION, AND SEU MITIGATION, OF THE VIRTEX FPGA FOR SPACE-BASED RECONFIGURABLE COMPUTING , 2000 .
[17] Michael Nicolaidis. Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[18] Alessandro Paccagnella,et al. Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.
[19] Carl Carmichael. Virtex FPGA series configuration and readback , 1999 .
[20] S. P. Buchner,et al. An SEU analysis approach for error propagation in digital VLSI CMOS ASICs , 1995 .
[21] A. El Gamal,et al. Architecture of field-programmable gate arrays , 1993, Proc. IEEE.
[22] Kenneth A. LaBel,et al. Radiation effects on current field programmable technologies , 1997 .
[23] Sergio D'Angelo,et al. A fault injection tool for SRAM-based FPGAs , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..
[24] Ravishankar K. Iyer,et al. Experimental analysis of computer system dependability , 1996 .