Analysis and prevention of DRAM latch-up during power-on
暂无分享,去创建一个
Jae-Yoon Sim | Jong-Hoon Oh | Hong June Park | Seung-Han Ahn | Kun-Woo Park | Young-Hee Kim | Jae-Ik Doh | Hyun-Woong Chung | Choon-Sik Oh
[1] D. Takacs,et al. Static and transient latch-up hardness in N-well CMOS with on-chip substrate bias generator , 1985, 1985 International Electron Devices Meeting.
[2] Roberto Menozzi,et al. Layout dependence of CMOS latchup , 1988 .
[3] G.J. Hu. A better understanding of CMOS latch-up , 1984, IEEE Transactions on Electron Devices.
[4] Chung-Yu Wu,et al. A new criterion for transient latchup analysis in bulk CMOS , 1989 .
[5] R.D. Rung. Trench isolation prospects for application in CMOS VLSI , 1984, 1984 International Electron Devices Meeting.
[6] Ronald R. Troutman. Latchup in CMOS Technology , 1986 .
[7] Chenming Hu,et al. Effects of substrate resistance on CMOS latchup holding voltages , 1987, IEEE Transactions on Electron Devices.
[8] T. Furuyama,et al. A latch-up-like new failure mechanism for high-density CMOS dynamic RAMs , 1990 .