论文信息 - Overview of object-oriented approach to HDL-testbench construction for system-on-chips

Overview of object-oriented approach to HDL-testbench construction for system-on-chips

The goal of this paper is to provide a basic overview of efficient and powerful approach to testbench construction using an abstract object-oriented framework. Basic testbench environment is reviewed; several corner cases are demonstrated, like synchronization of several transactors working in parallel under SystemVerilog simulation toolsuite.

[1] Stuart Sutherland. Verilog -- 2001: A Guide to the New Features of the Verilog Hardware Description Language , 2002 .

[2] Abraham Silberschatz,et al. Operating System Concepts , 1983 .

[3] Ralph Johnson,et al. design patterns elements of reusable object oriented software , 2019 .

[4] Eduard Cerny,et al. Verification Methodology Manual for SystemVerilog , 2005 .

[5] Andrew Piziali,et al. Functional verification coverage measurement and analysis , 2004 .

[6] Stuart Sutherland. Modeling FIFO Communication Channels Using SystemVerilog Interfaces , 2004 .

[7] Christian B. Spear,et al. SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[8] Stuart Sutherland,et al. Systemverilog for Design: A Guide to Using Systemverilog for Hardware Design and Modeling , 2006 .

[9] Janick Bergeron,et al. Writing Testbenches using SystemVerilog , 2006 .

[10] Leslie Lamport,et al. Interprocess Communication , 2020, Practical System Programming with C.

[11] Gerald W. Both,et al. Object-oriented analysis and design with applications , 1994 .

[12] Grady Booch,et al. Object-Oriented Analysis and Design with Applications , 1990 .