Low power 3-D stacking multimedia platform with reconfigurable memory architecture

In this paper, a low power and high performance three-dimensional (3-D) stacking multimedia platform called "3D-PAC" is proposed. This platform is a heterogeneous integration composed of a low power design logic layer (2D-PAC) and a reconfigurable memory tier via 3-D technology. After extensive 3-D architecture exploration with Electronic System Level (ESL) simulation, there is a 54% performance speedup compared with the former 2-D architecture for certain multimedia applications. This chip is fabricated in TSMC 90nm generic CMOS technology. The area of 2D-PAC is about 7880 x 7880 μm2 and the SRAM layer is about 3880 x 3880 μm2. Both layers are combined with 1,886 TSVs.

[1]  Narayanan Vijaykrishnan,et al.  Design Space Exploration for 3-D Cache , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Chi-Hung Lin,et al.  Stacking memory architecture exploration for three-dimensional integrated circuit in 3-D PAC , 2012, 2012 IEEE International SOC Conference.

[3]  Dimitrios Soudris,et al.  Fast Design Space Exploration Environment Applied on NoC's for 3D-Stacked MPSoC's , 2010, ARCS Workshops.

[4]  Yuan-Hua Chu,et al.  Overview of ITRI PAC project - from VLIW DSP processor to multicore computing platform , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).