A Noise-Robust Positive-Feedback Floating-Gate Logic

[1]  Esther. Rodriguez-Villegas,et al.  Low power and low voltage circuit design with the FGMOS transistor , 2006 .

[2]  G. Meyer-Brotz,et al.  The Common-Mode Rejection of Transistor Differential Amplifiers , 1966 .

[3]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[4]  Jaime Ramirez-Angulo,et al.  Realistic model for the multiple‐input floating‐gate transistor , 2014 .

[5]  Jeyavijayan Rajendran,et al.  An Energy-Efficient Memristive Threshold Logic Circuit , 2012, IEEE Transactions on Computers.

[6]  T. Ohmi,et al.  Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[7]  Yoshihito Amemiya,et al.  Single-Electron Majority Logic Circuits , 1997 .

[8]  J. Ramirez-Angulo,et al.  A new programmable logic family using multiple-input floating-gate transistors [CMOS] , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[9]  Alejandro Díaz-Sánchez,et al.  Noise margin and short-circuit current in FGMOS logics , 2011, IEICE Electron. Express.

[10]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .

[11]  Hassan Amine Osseily,et al.  Octal to binary conversion using multi-input floating gate complementary metal oxide semiconductors , 2011, ISSCS 2011 - International Symposium on Signals, Circuits and Systems.

[12]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[13]  Alessandro Cilardo,et al.  Exploring the Potential of Threshold Logic for Cryptography-Related Operations , 2011, IEEE Transactions on Computers.