Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility-guided search

We present a new method for mismatch analysis and automatic yield optimization of analog integrated circuits with respect to global, local and operational tolerances. Effectiveness and efficiency of yield estimation and optimization are guaranteed by consideration of feasibility regions and by performance linearization at worst-case points. The proposed methods were successfully applied to two example circuits for an industrial fabrication process.

[1]  K. Antreich,et al.  Design centering by yield prediction , 1982 .

[2]  Wojciech Maly,et al.  VLSI Design for Manufacturing: Yield Enhancement , 1989 .

[3]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[4]  Hany L. Abdel-Malek,et al.  The ellipsoidal technique for design centering and region approximation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kurt Antreich,et al.  Circuit analysis and optimization driven by worst-case distances , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  R. Kielbasa,et al.  OPTOMEGA: an environment for analog circuit optimization , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).