Voltage island-driven power optimization for application specific network-on-chip design

In this paper, a voltage island aware framework is proposed for low power design of application specific NoC (LPASNoC). Through a three-phase processing including voltage island generation, VI-driven floorplanning and post-floorplan processing, the total power consumption, design cost and total wire length can be optimized. Experimental results show that compared to traditional ASNoC, the proposed method can reduce total core power by about 34.5% and chip area by about 26.8% without increasing communication power.

[1]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.

[2]  Narayanan Vijaykrishnan,et al.  Temperature-aware voltage islands architecting in system-on-chip design , 2005, 2005 International Conference on Computer Design.

[3]  Yao-Wen Chang,et al.  TCG: A transitive closure graph-based representation for general floorplans , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Radu Marculescu,et al.  Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[5]  Resve A. Saleh,et al.  Application-driven floorplan-aware voltage island design , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[6]  Hung-Yi Liu,et al.  Voltage Island Aware Floorplanning for Power and Timing Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[7]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Evangeline F. Y. Young,et al.  Post-Placement Voltage Island Generation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  L. Benini,et al.  Designing Application-Specific Networks on Chips with Floorplan Information , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[10]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[11]  Sudeep Pasricha,et al.  VISION: a framework for voltage island aware synthesis of interconnection networks-on-chip , 2011, GLSVLSI '11.

[12]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[13]  Satoshi Goto,et al.  Floorplanning and topology generation for application-specific Network-on-Chip , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[14]  Luca Benini,et al.  NoC topology synthesis for supporting shutdown of voltage islands in SoCs , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[15]  Wai-Kei Mak,et al.  Voltage Island Generation under Performance Requirement for SoC Designs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[16]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[17]  David Z. Pan,et al.  A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[18]  Evangeline F. Y. Young,et al.  Voltage island-driven floorplanning , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[19]  David Z. Pan,et al.  A voltage-frequency island aware energy optimization framework for networks-on-chip , 2008, ICCAD 2008.

[20]  Satoshi Goto,et al.  Voltage-island driven floorplanning considering level-shifter positions , 2009, GLSVLSI '09.