Revisiting the Newton-Raphson Iterative Method for Decimal Division

In this paper, we propose an iterative decimal divider. The divider uses the Newton-Raphson iterative method with an initial approximation calculated with a minimax polynomial and is able to use binary multipliers. The proposed circuits were implemented in an FPGA and compared with alternative state-of-the-art solutions. The results indicate that the proposed divider is very competitive in terms of area and latency and better in terms of throughput when compared to decimal dividers based on digit-recurrence algorithms.

[1]  Paolo Montuschi,et al.  A New Family of High.Performance Parallel Decimal Multipliers , 2007, 18th IEEE Symposium on Computer Arithmetic (ARITH '07).

[2]  Paolo Montuschi,et al.  A radix-10 SRT divider based on alternative BCD codings , 2007, 2007 25th International Conference on Computer Design.

[3]  Tomás Lang,et al.  A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture , 2007, IEEE Transactions on Computers.

[4]  Jean-Pierre Deschamps,et al.  FPGA Implementations of BCD Multipliers , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[5]  Jean-Pierre Deschamps,et al.  Decimal division: Algorithms and FPGA implementations , 2010, 2010 VI Southern Programmable Logic Conference (SPL).

[6]  Siegfried M. Rump,et al.  Accurate Floating-Point Summation Part I: Faithful Rounding , 2008, SIAM J. Sci. Comput..

[7]  Jean-Michel Muller,et al.  Elementary Functions: Algorithms and Implementation , 1997 .

[8]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[9]  Michael J. Schulte,et al.  Decimal floating-point division using Newton-Raphson iteration , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..

[10]  Mário P. Véstias,et al.  Decimal multiplier on FPGA using embedded binary multipliers , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[11]  Luigi Dadda,et al.  A variant of a radix-10 combinational multiplier , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[12]  Florent de Dinechin,et al.  Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs , 2010, 2010 International Conference on Field-Programmable Technology.

[13]  Mario P. Vestias,et al.  Iterative decimal multiplication using binary arithmetic , 2011, 2011 VII Southern Conference on Programmable Logic (SPL).

[14]  Jean-Michel Muller,et al.  Newton-Raphson algorithms for floating-point division using an FMA , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[15]  Braden Phillips,et al.  Fast Decimal Floating-Point Division , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  M. Cowlishaw.  Densely packed decimal encoding , 2002 .

[17]  Mário P Véstias,et al.  Parallel decimal multipliers using binary multipliers , 2010, 2010 VI Southern Programmable Logic Conference (SPL).