Event propagation for accurate circuit delay calculation using SAT
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Exact Minimum Cycle Times for Finite State Machines , 1994, 31st Design Automation Conference.
[2] Sharad Malik,et al. Certified timing verification and the transition delay of a logic circuit , 1992, DAC '92.
[3] Alexander Saldanha,et al. Is redundancy necessary to reduce delay? , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Robert K. Brayton,et al. On the interaction of functional and timing behaviour of combinational logic circuits , 1989 .
[5] Robert K. Brayton,et al. Delay Models and Exact Timing Analysis , 1993 .
[6] Fabio Somenzi,et al. CirCUs: A Satisfiability Solver Geared towards Bounded Model Checking , 2004, CAV.
[7] K. Sakallah,et al. False Path Analysis in Sequential Circuits , 2007 .
[8] Hugo De Man,et al. Timing verification using statically sensitizable paths , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Hai Zhou,et al. Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .
[10] Robert K. Brayton,et al. Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network , 1989, 26th ACM/IEEE Design Automation Conference.
[11] Joao Marques-Silva,et al. Satisfiability models and algorithms for circuit delay computation , 2002, TODE.
[12] Tsutomu Sasao,et al. Logic Synthesis and Optimization , 1997 .
[13] Sharad Malik,et al. Certified timing verification and the transition delay of a logic circuit , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[14] Eugene Goldberg,et al. BerkMin: A Fast and Robust Sat-Solver , 2002, Discret. Appl. Math..
[15] David Hung-Chang Du,et al. Path sensitization in critical path problem [logic circuit design] , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] John P. Hayes,et al. Event propagation conditions in circuit delay computation , 1997, TODE.
[17] Tracy Larrabee,et al. Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Alexander Saldanha,et al. Is redundancy necessary to reduce delay , 1990, DAC '90.
[19] Robert K. Brayton,et al. Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions , 1993, 30th ACM/IEEE Design Automation Conference.
[20] David Hung-Chang Du,et al. Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[21] Edmund M. Clarke,et al. Model Checking , 1999, Handbook of Automated Reasoning.
[22] P. P. Chakrabarti,et al. Reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.