A wirelessly powered system with charge recovery logic

In this paper, charge recovery logic is proposed as an alternative to traditional or near-threshold CMOS logic for high-performance systems where the power is wirelessly delivered, e.g. bio-implantable devices. This approach has two primary, complementary advantages in i) providing a wirelessly transmitted sine-wave as the power clock source to the charge recovery logic and ii) eliminating the AC/DC power stage required to provide a stable supply voltage needed in CMOS circuits. The paper presents solutions to the main obstacles of this method and shows simulation results of a simple logic load designed in Efficient Charge Recovery Logic (ECRL) as part of a wireless powered system. The designed wirelessly powered ECRL (coined WP-ECRL) system i) consumes 15.2 × less power than full-swing CMOS and ii) operates at higher frequencies than near-threshold CMOS. These comparative trends in power dissipation are for the computing circuit only, and do not include the bulky AC/DC stage that would be necessary for CMOS implementations. In terms of resilience, it is shown that logic functionality is preserved even when the coupling coefficient of the wireless link is decreased by 60% from the nominal value or when coils with very poor quality factor (down to Q = 0.1) are used.

[1]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[2]  Maysam Ghovanloo,et al.  Design and Optimization of Printed Spiral Coils for Efficient Transcutaneous Inductive Power Transmission , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[3]  Muhammad Arsalan,et al.  Charge-recovery power clock generators for adiabatic logic circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[4]  Johann W. Kolar,et al.  4.7 A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm2 at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  Vojin G. Oklobdzija,et al.  Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[6]  Chung-Yu Wu,et al.  A 13.56 MHz 40 mW CMOS High-Efficiency Inductive Link Power Supply Utilizing On-Chip Delay-Compensated Voltage Doubler Rectifier and Multiple LDOs for Implantable Medical Devices , 2014, IEEE Journal of Solid-State Circuits.

[7]  Ali Afzali-Kusha,et al.  Adiabatic carry look-ahead adder with efficient power clock generator , 2001 .

[8]  R. Radzuan,et al.  The designs of low power AC-DC converter for power electronics system applications , 2012, 2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE).

[9]  Maryam Karimi,et al.  Design of a high efficient fully integrated CMOS rectifier using bootstrapped technique for sub-micron and wirelessly powered applications , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[10]  Suhwan Kim,et al.  Charge-recovery computing on silicon , 2005, IEEE Transactions on Computers.

[11]  Lars Svensson,et al.  A low-power microprocessor based on resonant energy , 1997, IEEE J. Solid State Circuits.

[12]  Philip Teichmann.  Adiabatic Logic: Future Trend and System Level Perspective , 2011 .

[13]  Lars Svennson.  Adiabatic and clock-powered circuits , 2004 .

[14]  Z. Popovic,et al.  Low-Power Wireless Power Delivery , 2012, IEEE Transactions on Microwave Theory and Techniques.

[15]  V.S. Sathe,et al.  Energy-Efficient GHz-Class Charge-Recovery Logic , 2007, IEEE Journal of Solid-State Circuits.

[16]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.