A CDM robust 5V distributed ESD clamp network leveraging both active MOS and lateral NPN conduction

In this work we present a hybrid 5V distributed ESD clamp network leveraging both active MOS and lateral NPN conduction in the rail clamp NMOS during CDM. The design is optimized by SPICE simulations and verified by CDM test data of an I/O test ring and a full product.

[1]  James Miller,et al.  CDM protection design for CMOS applications using RC-triggered rail clamps , 2009, 2009 31st EOS/ESD Symposium.

[2]  M. Stockinger,et al.  Comprehensive ESD protection for flip-chip products in a dual gate oxide 65nm CMOS technology , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  Cynthia A. Torres,et al.  Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high-current simulations , 1997 .

[5]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Wolfgang Fichtner,et al.  Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[7]  M. Stockinger,et al.  Advanced ESD rail clamp network design for high voltage CMOS applications , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  M. Stockinger,et al.  ESD protection for advanced CMOS SOI technologies , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  T. Suzuki,et al.  A study of ESD robustness of cascoded NMOS driver , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[10]  Ko-Min Chang,et al.  Embedded split-gate flash memory with silicon nanocrystals for 90nm and beyond , 2008, 2008 Symposium on VLSI Technology.

[11]  Timothy J. Maloney.  Designing power supply clamps for electrostatic discharge protection of integrated circuits , 1998 .

[12]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[13]  J.W. Miller,et al.  Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[14]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[15]  C. Duvvury,et al.  CDM peak current variations and impact upon CDM performance thresholds , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[16]  S.S. Poon,et al.  Using coupled transmission lines to generate impedance-matched pulses resembling charged device model ESD , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[17]  M. Stockinger,et al.  Characterization and modeling of three CMOS diode structures in the CDM to HBM timeframe , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.