Design of a low-power, high performance, 8×8 bit multiplier using a Shannon-based adder cell

In this paper, we have developed a new full-adder cell using multiplexing control input techniques (MCIT) for the sum operation and the Shannon-based technique to implement the carry. The proposed adder cell is applied to the design of several 8-bit array multipliers, namely a Braun array multiplier, a CSA multiplier, and Baugh-Wooley multipliers. The multiplier circuits are designed using DSCH2 VLSI CAD tools and their layouts are generated by Microwind 3 VLSI CAD tools. The output parameters such as propagation delay, total chip area, and power dissipation are calculated from the simulated results. We have also calculated energy per instruction (EPI), throughput, latency, signal-to-noise ratio (SNR), and the effect of temperature on the drain current by using the generated layout output parameter of a BSIM 4 advanced analyzer. The simulated results of the proposed adder-based multiplier circuit are compared with a cell multiplier that utilizes a MCIT-based adder, a cell multiplier composed of complementary pass transistor logic-based (CPL) adders and those of other published multipliers circuits. From the analysis of these simulated results, it was found that the proposed multiplier circuit gives better performance in terms of power, propagation delay, latency and throughput than other published results.

[1]  Suhwan Kim,et al.  Low-power circuits and technology for wireless digital systems , 2003, IBM J. Res. Dev..

[2]  Graham A. Jullien,et al.  An efficient tree architecture for modulo 2n+1 multiplication , 1996, J. VLSI Signal Process..

[3]  Lang Tong,et al.  Maximum Asymptotic Stable Throughput of Opportunistic Slotted ALOHA and Applications to CDMA Networks , 2007, IEEE Transactions on Wireless Communications.

[4]  Donald A. Neamen,et al.  Microelectronics Circuit Analysis and Design , 2006 .

[5]  Mauro Olivieri,et al.  Design of synchronous and asynchronous variable-latency pipelined multipliers , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[7]  Monk-Ping Leong,et al.  A variable-radix digit-serial design methodology and its application to the discrete cosine transform , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Yutai Ma.  A Slimplified Architecture for Modulo (2n + 1) Multiplication , 1998, IEEE Trans. Computers.

[9]  Magdy A. Bayoumi,et al.  A low power high performance distributed DCT architecture , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[10]  Reto Zimmermann,et al.  Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[11]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[12]  Kyoung-Su Park,et al.  Design and implementation of a high-speed matrix multiplier based on word-width decomposition , 2006, IEEE Trans. Very Large Scale Integr. Syst..

[13]  L. Sousa,et al.  A universal architecture for designing efficient modulo 2/sup n/+1 multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  TingTing Hwang,et al.  A power-driven multiplication instruction-set design method for ASIPs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Dong Sam Ha,et al.  Gigahertz-range MCML multiplier architectures , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[16]  Shen-Fu Hsiao,et al.  High-performance Multiplexer-based Logic Synthesis Using Pass-transistor Logic , 2002, VLSI Design.

[17]  Z. Abid,et al.  Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[18]  John P. Uyemura,et al.  CMOS Logic Circuit Design , 1992 .

[19]  Duo Sheng,et al.  Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops , 2000, IEEE Journal of Solid-State Circuits.

[20]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[21]  Oscal T.-C. Chen,et al.  Minimization of switching activities of partial products for designing low-power multipliers , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[23]  R. Rogenmoser,et al.  A dual-issue floating-point coprocessor with SIMD architecture and fast 3D functions , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[24]  Sying-Jyan Wang,et al.  Low-power parallel multiplier with column bypassing , 2005 .

[25]  Khurram Muhammad,et al.  Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Z. Abid,et al.  New parallel multipliers based on low power adders , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[27]  H. T. Nguyen,et al.  Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[29]  Rob A. Rutenbar,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[30]  Daniel Eckerbert,et al.  Toward architecture-based test-vector generation for timing verification of fast parallel multipliers , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  K. Raahemifar,et al.  A novel design of a 6-GHz 8 /spl times/ 8-b pipelined multiplier , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).