New graphical I/sub DDQ/ signatures reduce defect level and yield loss

The measured I/sub DDQ/ current as a function of vectors is defined here as the I/sub DDQ/ signature of a chip. We examined the I/sub DDQ/ signatures of a large number of SEMATECH chips that have been classified as good or bad by a combined decision from functional, delay and scan tests. We find that a single I/sub DDQ/ threshold, whether absolute or differential, cannot separate good/bad chips with any desirable accuracy, because the good chip signature can be any one of several well-defined graphs. In general, the signature of a good chip is found to contain, discrete levels (or bands) of varying widths and separations. A faulty chip almost always displays noise and glitches in the band structure. Based on observations, we develop a set of five graphical criteria, which provide lower defect level and yield loss compared to other non-I/sub DDQ/ test methods. The reason is that the graphical procedure customizes the decision for the chip-under-test, and may substantially reduce the usage of other conventional tests.

[1]  A.D. Singh.  A comprehensive wafer oriented test evaluation (WOTE) scheme for the IDDQ testing of deep sub-micron technologies , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[2]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[4]  Keinosuke Fukunaga,et al.  Introduction to Statistical Pattern Recognition , 1972 .

[5]  Claude Thibeault,et al.  A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Bapiraju Vinnakota.  Deep submicron defect detection with the energy consumption ratio , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[7]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[8]  Bapiraju Vinnakota,et al.  IC test using the energy consumption ratio , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Bram Kruseman,et al.  The future of delta I/sub DDQ/ testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[11]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production I/sub DDQ/ testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[13]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[14]  M. Sachdev.  Current-Based Testing for Deep-Submicron VLSIs , 2001, IEEE Des. Test Comput..

[15]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.

[16]  Manoj Sachdev.  Defect Oriented Testing for CMOS Analog and Digital Circuits , 1997 .

[17]  Claude Thibeault.  Detection and location of faults and defects using digital signal processing , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[18]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[19]  Sreejit Chakravarty,et al.  Introduction to ID̳D̳Q̳ testing , 1997 .

[20]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[21]  Robert C. Aitken,et al.  IDDQ testing as a component of a test suite: The need for several fault coverage metrics , 1992, J. Electron. Test..

[22]  Edward J. McCluskey,et al.  IDDQ data analysis using current signature , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).

[23]  Timothy R. Henry,et al.  Burn-in elimination of a high volume microprocessor using I/sub DDQ/ , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[24]  Wojciech Maly,et al.  Current Signatures for Production Testing , 1996 .

[25]  Yukio Okuda.  DECOUPLE: defect current detection in deep submicron I/sub DDQ/ , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[26]  Adit D. Singh,et al.  Screening for known good die (KGD) based on defect clustering: an experimental study , 1997, Proceedings International Test Conference 1997.