Performance analysis and design of Banyan network based broadband packet switches for integrated traffic

Approximate Markov chain models are developed for Banyan-network-based packet switches built with arbitrary node sizes and a single buffer at each of the inputs/outputs of the nodes, in a multiclass traffic environment with priority. Invariance of the total throughput and the average time delay is observed. Dilated Banyan networks are also modeled. Techniques for obtaining the time delay distributions for packets of each traffic class are illustrated. It was observed that the total throughput and the average time delay of all the packets depend only on the total load and not on the traffic mix. The first stage is found to affect the division of throughputs, while the remaining stages merely affect the time delays of the different traffic classes. Dilations provide improvements under certain assumptions.<<ETX>>

[1]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[2]  Kai Y. Eng,et al.  A Knockout Switch for Variable-Length Packets , 1987, IEEE J. Sel. Areas Commun..

[3]  Jonathan S. Turner,et al.  Design of a broadcast packet switching network , 1988, IEEE Trans. Commun..

[4]  Jonathan S. Turner Design of a broadcast packet network , 1986, INFOCOM 1986.

[5]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[6]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[7]  Alberto Leon-Garcia,et al.  Performance of buffered banyan networks under nonuniform traffic patterns , 1990, IEEE Trans. Commun..

[8]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[9]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.