Robust test generation for power supply noise induced path delay faults

In deep sub-micron designs, the delay caused by power supply noise (PSN) can no longer be ignored. A PSN-induced path delay fault (PSNPDF) model is proposed in this paper, and should be tested to enhance chip quality. Based on precise timing analysis, we also propose a robust test generation technique for PSNPDF. Concept of timing window is introduced into the PSNPDF model. If two devices in the same feed region simultaneously switch in the same direction, the current waveform of the two devices will have an overlap and excessive PSN will be produced. Experimental results on ISCAS'89 circuits showed test generation can be finished in a few seconds.

[1]  Martin D. F. Wong,et al.  Fast algorithms for IR drop analysis in large power grid , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[2]  Huawei Li,et al.  Robust test generation for precise crosstalk-induced path delay faults , 2006, 24th IEEE VLSI Test Symposium.

[3]  Mehrdad Nourani,et al.  Power-supply noise in SoCs: ATPG, estimation and control , 2005, IEEE International Conference on Test, 2005..

[4]  Kwang-Ting Cheng,et al.  Delay testing considering power supply noise effects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Susmita Sur-Kolay,et al.  Test pattern generation for power supply droop faults , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[6]  Martin D. F. Wong,et al.  IR drop and ground bounce awareness timing model , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[7]  Zhongcheng Li,et al.  Memory efficient ATPG for path delay faults , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[8]  Susmita Sur-Kolay,et al.  A modeling approach for addressing power supply switching noise related failures of integrated circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Kozo Kinoshita,et al.  Low-capture-power test generation for scan-based at-speed testing , 2005, IEEE International Conference on Test, 2005..

[10]  Kwang-Ting Cheng,et al.  Path selection and pattern generation for dynamic timing analysis considering power supply noise effects , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[11]  Irith Pomeranz,et al.  SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[12]  Jing Wang,et al.  A vector-based approach for power supply noise analysis in test compaction , 2005, IEEE International Conference on Test, 2005..