Noise Reduction in CMOS Circuits Through Switched Gate and Forward Substrate Bias

A new concept of noise reduction in CMOS circuits is presented taking advantage of a strong reduction of MOSFET low-frequency noise occurring under switched gate bias conditions and forward substrate bias. The effect of forward substrate bias on noise reduction is significantly larger in switched compared to constant gate bias conditions. Experimental results reveal that forward substrate bias is most effective when applied during the off-state of the transistor. A bias scheme adopting forward substrate bias only during the transistor off-state is suggested by the measurement results of transconductance efficiency gm/Id and intrinsic voltage gain gm/gds showing that these figures of merit are degraded when a forward substrate bias is applied during the on-state. As a first example exploiting the found noise reduction on circuit level, a 14 GHz pMOS VCO is presented. Our results show a significant reduction of close to carrier phase noise when a forward substrate bias is applied to the MOSFETs providing the negative conductance stage for the oscillation of the VCO. The outlined principles can be extended to other circuits and motivate new topologies and biasing schemes for analog and radio frequency CMOS circuits.

[1]  M. J. Knitel,et al.  Constant and Switched Bias Low Frequency Noise in p-MOSFETs with Varying Gate Oxide Thickness , 2002, 32nd European Solid-State Device Research Conference.

[2]  E. Klumperink,et al.  Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[3]  M. Tiebout,et al.  Reduction of VCO phase noise through forward substrate biasing of switched MOSFETs , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[4]  Charles G. Sodini,et al.  A 1/f noise technique to extract the oxide trap density near the conduction band edge of silicon , 1989 .

[5]  Doris Schmitt-Landsiedel,et al.  A Complementary Switched MOSFET Architecture for the 1/f Noise Reduction in Linear Analog CMOS ICs , 2007, IEEE Journal of Solid-State Circuits.

[6]  Hiroyuki Kobayashi,et al.  A phase noise minimization of CMOS VCOs over wide tuning range and large PVT variations , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[7]  M. J. Deen,et al.  Effect of forward and reverse substrate biasing on low-frequency noise in silicon PMOSFETs , 2002 .

[8]  Nam-Kyu Park,et al.  Body bias dependence of 1/f noise in NMOS transistors from deep-subthreshold to strong inversion , 2001 .

[9]  H. Fu,et al.  Theory and experiments on surface 1/f noise , 1972 .

[10]  G. Knoblinger,et al.  A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[11]  M. Tiebout,et al.  Reduction of low-frequency noise in MOSFETs under switched gate and substrate bias , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[12]  Y. Nemirovsky,et al.  1/ f noise reduction of metal‐oxide‐semiconductor transistors by cycling from inversion to accumulation , 1991 .

[13]  H. Wallinga,et al.  MOSFET 1/f noise measurement under switched bias conditions , 2000, IEEE Electron Device Letters.

[14]  M. Tiebout,et al.  The impact of substrate bias on RTS and flicker noise in MOSFETs operating under switched gate bias , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[15]  J. Kolhatkar,et al.  Steady-state and cyclo-stationary RTS noise in mosfets , 2005 .

[16]  Eric A. M. Klumperink,et al.  Low-Frequency Noise Phenomena in Switched MOSFETs , 2007, IEEE Journal of Solid-State Circuits.

[17]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[18]  Michael J. Uren,et al.  1/f and random telegraph noise in silicon metal‐oxide‐semiconductor field‐effect transistors , 1985 .