A 58-µW single-chip sensor node processor using synchronous MAC protocol

We propose a single-chip ultralow-power sensor node processor with a synchronous media access control (MAC). It is comprised of a transceiver, i8051 micro processor, and dedicated MAC processor. The test chip occupies 3 × 3 mm2 in a 180-nm CMOS process, including 1.38 M transistors. The power is 58.0 µW under a network environment.

[1]  Gyula Simon,et al.  The flooding time synchronization protocol , 2004, SenSys '04.

[2]  J. Rabaey,et al.  A Power-Managed Protocol Processor for Wireless Sensor Networks , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[3]  Jan M. Rabaey,et al.  Power-efficient rendez-vous schemes for dense wireless sensor networks , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[4]  C. Ohta,et al.  Isochronous MAC using Long-Wave Standard Time Code for Wireless Sensor Networks , 2006, 2006 First International Conference on Communications and Electronics.

[5]  B.P. Otis,et al.  An ultra-low power MEMS-based two-channel transceiver for wireless sensor networks , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).