Dynamic test scheduling for analog circuits for improved test quality

In this paper, we present an innovative test scheduling method to improve test quality and/or reduce test time for analog circuits. Our dynamic test scheduling approach predicts the fail probability of unmeasured specifications with the aim of passing statistically well-behaved chips early on so as to devote more resources to marginal devices. Results show that for a gain controlled LNA circuit, with 48 specification parameters, it is possible to achieve 67% improvement in test quality for the same test time or 19.2% test time reduction with the same test quality compared to the widely used set cover method.

[1]  Yiorgos Makris,et al.  Independent test sequence compaction through integer programming , 2003, Proceedings 21st International Conference on Computer Design.

[2]  Rob A. Rutenbar,et al.  A Tutorial Introduction to Research on Analog and MixedSignal Circuit Testing , 2002 .

[3]  Abhijit Chatterjee,et al.  Low-cost alternate EVM test for wireless receiver systems , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[4]  Ronald S. Gyurcsik,et al.  Optimal ordering of analog integrated circuit tests to minimize test time , 1991, 28th ACM/IEEE Design Automation Conference.

[5]  Abhijit Chatterjee,et al.  Test generation for accurate prediction of analog specifications , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[6]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[7]  Yiorgos Makris,et al.  Non-RF to RF Test Correlation Using Learning Machines: A Case Study , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[8]  Leon van de Logt,et al.  Variance Reduction for Supply Ramp Based Cheap RF Test Alternatives , 2007, 12th IEEE European Test Symposium (ETS'07).

[9]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Abhijit Chatterjee,et al.  Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation , 2006, 2006 IEEE International Test Conference.

[11]  Stephen K. Sunter,et al.  Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[12]  Abhijit Chatterjee,et al.  System-level testing of RF transmitter specifications using optimized periodic bitstreams , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[13]  C.-J. Richard Shi,et al.  Automatic test generation of linear analog circuits under parameter variations , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.