Copper BEOL Interconnects for Silicon CMOS Logic Technology

The semiconductor industry has been at the forefront of the technological revolution that has changed the way we live over the last three decades. The increase in performance of the integrated circuit (IC) chip has largely been due to the decreasing dimensions on the IC chip, leading to an increase in speed of the transistor. The transistors in an IC chip need to be connected to the outside world and the first level of hierarchy in this connection is the so called “back end of the line (BEOL) interconnect”. A typical BEOL interconnect consists of a metallic wire that is surrounded by an insulating cladding called the interlayer dielectric. Over the last few technology generations, it has become increasingly evident that shrinking device dimensions alone will not continue to achieve the increases in IC chip performance that the semiconductor industry needs. This is because the delay associated with sending signals through the BEOL interconnect begins to dominate the overall delay in the IC chip as seen in (Figure 2.1) [1]. The first step towards reducing this delay is to find a suitable metal that has a lower resistivity than aluminum (Al) to replace it as the wiring metal. Of all the elements in the periodic table, the most suitable candidate to replace Al as the wiring metal is copper (Cu). However, replacing Al with Cu as the metal of choice in BEOL interconnects is far from trivial.

[1]  Daniel C. Edelstein,et al.  Copper Metallization for High Performance Silicon Technology , 2000 .

[2]  Robert Rosenberg,et al.  Electromigration in On-Chip Single/Dual Damascene Cu Interconnections , 2002 .

[3]  Madhav Datta,et al.  Electrochemical Fabrication of Mechanically Robust PbSn C4 Interconnections , 1995 .

[4]  D. Neamen Semiconductor physics and devices , 1992 .

[5]  C. Cabral,et al.  Mechanisms for microstructure evolution in electroplated copper thin films near room temperature , 1999 .

[6]  Karen Holloway,et al.  Tantalum as a diffusion barrier between copper and silicon: Failure mechanism and effect of nitrogen additions , 1992 .

[7]  Chao-Kun Hu,et al.  Copper interconnections and reliability , 1998 .

[8]  J. G. Ryan,et al.  The evolution of interconnection technology at IBM , 1995, IBM J. Res. Dev..

[9]  Kee-Won Kwon,et al.  Barriers For Copper Interconnections , 1998 .

[10]  T. Sullivan Stress-Induced Voiding in Microelectronic Metallization: Void Growth Models and Refinements , 1996 .

[11]  J. Bonevich,et al.  Superconformal Electrodeposition of Copper in 500–90 nm Features , 2000 .

[12]  T. Moffat,et al.  Superconformal Electrodeposition of Copper , 2001 .

[13]  Hidekazu Okabayashi,et al.  Stress-induced void formation in metallization for integrated circuits , 1993 .

[14]  T. Marieb,et al.  Effectiveness and Reliability of Metal Diffusion Barriers for Copper Interconnects , 1995 .

[15]  Alan C. West,et al.  A Superfilling Model that Predicts Bump Formation , 2001 .

[16]  L. Feinstein,et al.  Factors controlling the structure of sputtered Ta films , 1973 .

[17]  Richard C. Alkire,et al.  Advances in electrochemical science and engineering , 1990 .

[18]  András Jánossy,et al.  “高磁場Gd3+電子スピン共鳴により測定したYBa2Cu4O8における磁場誘起低エネルギースピン励起”へのコメント , 2001 .

[19]  Daniel C. Edelstein,et al.  VLSI on-chip interconnection performance simulations and measurements , 1995, IBM J. Res. Dev..

[20]  C. Cabral,et al.  Comparison of high vacuum and ultra‐high‐vacuum tantalum diffusion barrier performance against copper penetration , 1993 .