Balancing the Leakage Currents in Nanometer CMOS Logic—A Challenging Goal