An analytical drain current model considering both electron and lattice temperatures simultaneously for deep submicron ultrathin SOI NMOS devices with self-heating

This paper reports a closed-form analytical drain current model considering both electron and lattice temperatures simultaneously using a quasi-two-dimensional approach for deep submicron ultrathin SOI NMOS devices. As verified by the experimental data, the closed-form analytical model shows a good predication of the negative differential resistance behavior. Based on the analytical model, with a channel length of >

[1]  K. Taniguchi,et al.  Analytical Device Model of SOI MOSFETs Including Self-Heating Effect , 1991 .

[2]  Chenming Hu,et al.  A high speed SOI technology with 12 ps/18 ps gate delay operating at 5 V/1.5 V , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[4]  D. Hisamoto,et al.  Ultra-thin SOI CMOS with selective CVD tungsten for low-resistance source and drain , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[5]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[6]  Hyung-Kyu Lim,et al.  Current-voltage characteristics of thin-film SOI MOSFET's in strong inversion , 1984, IEEE Transactions on Electron Devices.

[7]  Steve Hall,et al.  Physical origin of negative differential resistance in SOI transistors , 1989 .

[8]  Sub-quarter-micrometer CMOS on ultrathin (400 AA) SOI , 1992, IEEE Electron Device Letters.

[9]  D. A. Antoniadis,et al.  Measurement and modeling of self-heating effects in SOI nMOSFETs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[10]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[11]  Dinesh K. Sharma,et al.  Negative dynamic resistance in MOS devices , 1978 .

[12]  Kenji Taniguchi,et al.  Analytical device model for submicrometer MOSFET's , 1991 .

[13]  R.J.T. Bunyan,et al.  Use of noise thermometry to study the effects of self-heating in submicrometer SOI MOSFETs , 1992, IEEE Electron Device Letters.

[14]  Shyh-Yih Ma,et al.  Concise analytical model for deep submicron N-channel metal-oxide-semiconductor devices with consideration of energy transport , 1994 .

[15]  J.C. Lee,et al.  A model for the electric field in lightly doped drain structures , 1987, IEEE Transactions on Electron Devices.

[16]  Z. Chai,et al.  The Self-Heating Effect and its Influence on the Electrical Properties of SOI MOSFETs , 1992, 1992 IEEE International SOI Conference.

[17]  Jin-Hau Kuo,et al.  An analytical quasi-saturation model considering heat flow for a DMOS device , 1994 .

[18]  Y.A. El-Mansy,et al.  A simple two-dimensional model for IGFET operation in the saturation region , 1977, IEEE Transactions on Electron Devices.

[19]  James B. Kuo,et al.  An improved analytical short-channel MOSFET model valid in all regions of operating for analog/digital circuit simulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Y. Omura,et al.  0.1- mu m-gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer , 1991 .