A high-speed, low-power clock generator for a microprocessor application

This paper discusses the design of the clock generator for the Alpha 21264. As the speed performances are of primary concern in the whole design, the clock-generator jitter and phase misalignment must be as low as possible in a very noisy environment. A dedicated on-chip voltage regulator based on a bandgap reference has been designed to reduce the effect of supply noise on the clock generator. To avoid a large voltage drop across the power-supply bond wires during the startup sequence, the core frequency can be increased by steps in one period of the core clock, with a limited frequency overshoot and no missing pulses. The circuit has been implemented in a CMOS 0.35 /spl mu/m process. The voltage-controlled-oscillator frequency range is between 350 MHz and 2.8 GHz, with a peak-to-peak cycle-to-cycle jitter lower than 16 ps. While booting Unix on a system, the maximum phase misalignment is lower than /spl plusmn/100 ps.

[1]  He Du,et al.  A 360 MHz 3 V CMOS PLL with 1 V peak-to-peak power supply noise tolerance , 1996 .

[2]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[3]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  Christian Piguet,et al.  A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation , 1996 .

[5]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[6]  Randy H. Katz,et al.  Design of PLL-based clock generation circuits , 1987 .

[7]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[8]  Eric Vittoz,et al.  A Low-Voltage CMOS Bandgap Reference , 1978, ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers.

[9]  C. Piguet,et al.  A 600 MHz CMOS PLL microprocessor clock generator with a 1.2 GHz VCO , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).