Voltage and Temperature Aware Statistical Leakage Analysis Framework Using Artificial Neural Networks

Artificial neural networks (ANNs) have shown great promise in modeling circuit parameters for computer aided design applications. Leakage currents, which depend on process parameters, supply voltage and temperature can be modeled accurately with ANNs. However, the complex nature of the ANN model, with the standard sigmoidal activation functions, does not allow analytical expressions for its mean and variance. We propose the use of a new activation function that allows us to derive an analytical expression for the mean and a semi-analytical expression for the variance of the ANN-based leakage model. To the best of our knowledge this is the first result in this direction. Our neural network model also includes the voltage and temperature as input parameters, thereby enabling voltage and temperature aware statistical leakage analysis (SLA). All existing SLA frameworks are closely tied to the exponential polynomial leakage model and hence fail to work with sophisticated ANN models. In this paper, we also set up an SLA framework that can efficiently work with these ANN models. Results show that the cumulative distribution function of leakage current of ISCAS'85 circuits can be predicted accurately with the error in mean and standard deviation, compared to Monte Carlo-based simulations, being less than 1% and 2% respectively across a range of voltage and temperature values.

[1]  Sheldon M. Ross,et al.  Introduction to probability models , 1975 .

[2]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[3]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[4]  Bharadwaj S. Amrutur,et al.  Voltage and Temperature Scalable Standard Cell Leakage Models Based on Stacks for Statistical Leakage Characterization , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[5]  Bharadwaj S. Amrutur,et al.  Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks , 2008, J. Low Power Electron..

[6]  Sani R. Nassif,et al.  Full chip leakage estimation considering power supply and temperature variations , 2003, ISLPED '03.

[7]  Sheldon M. Ross,et al.  Introduction to Probability Models, Eighth Edition , 1972 .

[8]  Mohab Anis,et al.  Statistical Thermal Profile Considering Process Variations: Analysis and Applications , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  David Blaauw,et al.  Statistical Analysis and Optimization for VLSI: Timing and Power , 2005, Series on Integrated Circuits and Systems.

[10]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[11]  Sarvesh Bhardwaj,et al.  A Fast and Accurate approach for Full Chip Leakage Analysis of Nano-scale circuits considering Intra-die Correlations , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[12]  P. Fisher,et al.  Is gate line edge roughness a first-order issue in affecting the performance of deep sub-micro bulk MOSFET devices? , 2004, IEEE Transactions on Semiconductor Manufacturing.

[13]  Michel Nakhla,et al.  A neural network modeling approach to circuit optimization and statistical design , 1995 .

[14]  K. Bernstein,et al.  Scaling, power, and the future of CMOS , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[15]  Sheldon M. Ross,et al.  Introduction to Probability Models (4th ed.). , 1990 .

[16]  Heekuck Oh,et al.  Neural Networks for Pattern Recognition , 1993, Adv. Comput..

[17]  David Blaauw,et al.  Analytical yield prediction considering leakage/performance correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Sachin S. Sapatnekar,et al.  Full-chip analysis of leakage power under process variations, including spatial correlations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[19]  Anantha Chandrakasan,et al.  Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS , 2002, ISLPED '02.

[20]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[21]  Wendemagegnehu T. Beyene,et al.  Application of Artificial Neural Networks to Statistical Analysis and Nonlinear Modeling of High-Speed Interconnect Systems , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  A. Asenov,et al.  Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[23]  J. Laskar,et al.  Neurogenetic design centering , 2006, IEEE Transactions on Semiconductor Manufacturing.

[24]  Tao Li,et al.  Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[25]  David Blaauw,et al.  Statistical analysis of subthreshold leakage current for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Sachin S. Sapatnekar,et al.  Prediction of leakage power under process uncertainties , 2007, TODE.

[27]  Kurt Hornik,et al.  Multilayer feedforward networks are universal approximators , 1989, Neural Networks.