Dynamic Crosstalk Analysis in Coupled Interconnects for Ultra-Low Power Applications
暂无分享,去创建一个
[1] Hassan Fathabadi. Ultra Low Power Improved Differential Amplifier , 2013, Circuits Syst. Signal Process..
[2] Hafizur Rahaman,et al. Crosstalk overshoot/undershoot analysis and its impact on gate oxide reliability in multi-wall carbon nanotube interconnects , 2011 .
[3] S. D. Pable,et al. High speed interconnect through device optimization for subthreshold FPGA , 2011, Microelectron. J..
[4] Rajeevan Chandel,et al. Repeater insertion in global interconnects in VLSI circuits , 2005 .
[5] A. Wang,et al. Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.
[6] David Blaauw,et al. Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Eby G. Friedman,et al. Data bus swizzling in TSV-based three-dimensional integrated circuits , 2013, Microelectron. J..
[8] Jason Helge Anderson,et al. Low-Power Programmable FPGA Routing Circuitry , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Q.H. Liu,et al. Crosstalk Prediction of Single- and Double-Walled Carbon-Nanotube (SWCNT/DWCNT) Bundle Interconnects , 2009, IEEE Transactions on Electron Devices.
[10] S. Subash,et al. A New Spatially Rearranged Bundle of Mixed Carbon Nanotubes as VLSI Interconnection , 2013, IEEE Transactions on Nanotechnology.
[11] Eby G. Friedman,et al. Delay and power expressions characterizing a CMOS inverter driving an RLC load , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[12] Benton H. Calhoun,et al. Device sizing for minimum energy operation in subthreshold circuits , 2004 .
[13] Anantha Chandrakasan,et al. Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[14] Anantha Chandrakasan,et al. Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.
[15] Massimo Alioto,et al. Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Shyh-Chyi Wong,et al. Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .