Analysis and design of nano-scale VLSI circuits considering the spatial and temporal reliability degradation