A 600 MHz IA-32 microprocessor with enhanced data streaming for graphics and video

This Intel architecture microprocessor (Pentium III) implements 70 additional instructions to further accelerate the performance of data-streaming applications including 3D graphics and video encode/decode. This processor is enhanced by addition of these instructions along with circuit improvements for higher clock frequency. The 10.17/spl times/12.10 mm/sup 2/ die contains 9.5 M transistors and is in a CMOS 5-layer metal 0.25 /spl mu/ process in an OLGA package with C4 interconnect technology. It has an operating range of 1.4 V to 2.2 V and is currently running up to 60O MHz.

[1]  Andreas C. Cangellaris,et al.  Reference plane parasitics modeling and their contribution to the power and ground path , 1994 .

[2]  Songmin Kim,et al.  A 2 MB, 3.6 GB/s back-side bus cache for an IA32 450 MHz microprocessor , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  J. Schutz,et al.  A 450 MHz IA32 P6 family microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  J. L. Prince,et al.  Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise , 1993 .

[5]  X. Dai.  An adaptive digital deskewing circuit for clock distribution networks , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).