A reliability study of barrier-metal-clad copper interconnects with self-aligned metallic caps

An advanced interconnection technology was studied by evaluating the performance of copper (Cu) interconnections capped with a barrier metal. Good selectivity of self-aligned tungsten (W) caps grown by chemical vapor deposition was obtained, and the isolation resistance and leakage current between adjacent Cu interconnects capped with W were similar to those between conventional Cu interconnects. There were also no significant wiring resistance or via resistance differences of between W-capped Cu interconnects and conventional Cu interconnects. When two-level Cu interconnects were fabricated to check the effects of the undulation of the interlayer dielectric deposited on W-capped Metal-1 lines, good isolation of fine-pitch Metal-2 lines was obtained. The reliability of metal-capped structures was evaluated by measuring time-dependent dielectric breakdown (TDDB), electromigration, and stressmigration. The TDDB lifetime of adjacent W-capped Cu interconnects 0.15 /spl mu/m apart was found to be at least as long as that of conventional Cu interconnects with the same spacing, and the electromigration lifetime of W-capped Cu interconnects was found to be superior to that of conventional Cu interconnects. Furthermore, self-aligned caps of W or cobalt tungsten boron were found to suppress the stress-induced voiding of Cu interconnects.

[1]  K. Hinode,et al.  Impact of low-k dielectrics and barrier metals on TDDB lifetime of Cu interconnects , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[2]  K. Torii,et al.  Robust 130 mn-node Cu dual damascene technology with low-k barrier SiCN , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  N. Ohashi,et al.  A novel copper interconnection technology using self aligned metal capping method , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[4]  Robert Rosenberg,et al.  Reduced electromigration of Cu wires by surface coating , 2002 .

[5]  Daniel C. Edelstein,et al.  A high performance 0.13 /spl mu/m copper BEOL technology with low-k dielectric , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[6]  Kenichi Takeda,et al.  Effect of NH/sub 3/-plasma treatment and CMP modification on TDDB improvement in Cu metallization , 2001 .

[7]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[8]  Joe W. McPherson,et al.  Stress-induced voiding under vias connected to wide Cu metal leads , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  Y. Shacham-Diamand,et al.  Integrated electroless metallization for ULSI , 1999 .

[10]  Kenji Hinode,et al.  Improvement of thermal stability of via resistance in dual damascene copper interconnection , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[12]  E. Murakami,et al.  Suppression of stress-induced voiding in copper interconnects , 2002, Digest. International Electron Devices Meeting,.

[13]  E. Colgan,et al.  Selective CVD-W for capping damascene Cu lines , 1995 .

[14]  Kenji Hinode,et al.  TDDB improvement in Cu metallization under bias stress , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).