Design challenges of a fully integrated 65 nm CMOS half cascode SFDS PA