High Performance Dependable Multiprocessor II

With the ever-increasing demand for higher bandwidth and processing capacity of today's space exploration, space science, and defense missions, the ability to efficiently apply commercial-off-the-shelf (COTS) processors for on-board computing has become a critical need. In response to this need, NASA's new millennium program (NMP) office commissioned the development of dependable multiprocessor (DM) technology for use in science and autonomy missions, but the technology is also applicable to a wide variety of DoD missions. The goal of the DM project is to provide spacecraft/payload processing capability 10x -100x what is available today, enabling heretofore unrealizable levels of science and autonomy. DM technology is being developed as part of the NMP ST8 (space technology 8) project. The objective of this NMP ST8 effort is to combine high-performance, fault tolerant, COTS-based cluster processing and fault tolerant middleware in an architecture and software framework capable of supporting a wide variety of mission applications. Dependable multiprocessor development is continuing as one of the four selected ST8 flight experiments planned to be flown in 2009.

[1]  J.R. Samson,et al.  A comparison of algorithm-based fault tolerance and traditional redundant self-checking for SEU mitigation , 2001, 20th DASC. 20th Digital Avionics Systems Conference (Cat. No.01CH37219).

[2]  John Samson,et al.  The cots conundrum , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).

[3]  John Samson,et al.  Adaptive resource management (ARM) middleware-the path for using COTS in space , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[4]  Alan D. George,et al.  USURP: A Standard for Design Portability in Reconfigurable Computing , 2006 .

[5]  G. R. Brown.  Radiation hardened PowerPC 603e/sup TM/ based single board computer , 2001, 20th DASC. 20th Digital Avionics Systems Conference (Cat. No.01CH37219).

[6]  Wousik Kim,et al.  Fault injection experiment results in space borne parallel application programs , 2002, Proceedings, IEEE Aerospace Conference.

[7]  R. Some,et al.  Technology validation: NMP ST8 Dependable Multiprocessor Project , 2006, 2006 IEEE Aerospace Conference.

[8]  A. Agrawal,et al.  Fault-tolerant systems design-estimating cache contents and usage , 2002, Proceedings, IEEE Aerospace Conference.

[9]  Daniel S. Katz,et al.  NASA Advances Robotic Space Exploration , 2003, Computer.

[10]  High-performance, Dependable Multiprocessor , 2006, 2006 IEEE Aerospace Conference.

[11]  M. Patel,et al.  Technology Validation: NMP ST8 Dependable Multiprocessor Project II , 2007, 2007 IEEE Aerospace Conference.

[12]  Michael N. Lovellette,et al.  Strategies for fault-tolerant, space-based computing: Lessons learned from the ARGOS testbed , 2002, Proceedings, IEEE Aerospace Conference.

[13]  A.D. George,et al.  Hardware/software interface for high-performance space computing with FPGA coprocessors , 2006, 2006 IEEE Aerospace Conference.

[14]  R. R. Some,et al.  REE: a COTS-based fault tolerant parallel processing supercomputer for spacecraft onboard scientific data analysis , 1999, Gateway to the New Millennium. 18th Digital Avionics Systems Conference. Proceedings (Cat. No.99CH37033).

[15]  J. J. Beahan,et al.  Radiation fault modeling and fault rate estimation for a COTS based space-borne supercomputer , 2002, Proceedings, IEEE Aerospace Conference.

[16]  Jacob A. Abraham,et al.  Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.

[17]  J. Ramos,et al.  Environmentally Adaptive Fault Tolerant Computing (EAFTC) , 2005, 2005 IEEE Aerospace Conference.

[18]  E. R. Prado,et al.  A standard product approach to spaceborne payload processing , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[19]  Alan D. George,et al.  CARMA: A Comprehensive Management Framework for High-Performance Reconfigurable Computing , 2004 .