Statistical simulations for flash memory reliability analysis and prediction

In this paper, through the use of a recently proposed statistical model of stress-induced leakage current, we will investigate the reliability of actual flash memory technologies and predict future trends. We investigate either program disturbs (namely gate and drain disturbs) and data retention of state-of-the-art flash memory cells and use this model to correlate the induced threshold voltage shift to the typical outputs coming from oxide characterization, that are density, cross section, and energy level of defects. Physical mechanisms inducing the largest threshold voltage (V/sub T/) degradation will be identified and explained. Furthermore, we predict the effects of tunnel oxide scaling on flash memory data retention, giving a rule of thumb to scale the tunnel oxide while maintaining the same retention requirements.

[1]  R. Degraeve,et al.  Analytical model for failure rate prediction due to anomalous charge loss of flash memories , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  R. Degraeve,et al.  Physical description of anomalous charge loss in floating gate based NVM's and identification of its dominant parameter , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[3]  Luca Larcher,et al.  Statistical simulation of leakage currents in MOS and flash memory devices with a new multiphonon trap-assisted tunneling model , 2003 .

[4]  Bruno Ricco,et al.  Modeling and simulation of stress-induced leakage current in ultrathin SiO/sub 2/ films , 1998 .

[5]  D. Ielmini,et al.  Statistical modeling of reliability and scaling projections for flash memories , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  G. Bersuker,et al.  Modeling trap generation process in thin oxides , 2000, 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).

[7]  S. Takagi,et al.  A new I-V model for stress-induced leakage current including inelastic tunneling , 1999 .

[8]  Gérard Barbottin,et al.  Instabilities in silicon devices : silicon passivation and related instabilities , 1986 .

[9]  R. E. Shiner,et al.  A new reliability model for post-cycling charge retention of flash memories , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  Fabio Pellizzer,et al.  A new model of gate capacitance as a simple tool to extract MOS parameters , 2001 .

[11]  L. Larcher,et al.  Statistical simulations to inspect and predict data retention and program disturbs in flash memories , 2003, IEEE International Electron Devices Meeting 2003.

[12]  L. Albani,et al.  A new compact DC model of floating gate memory cells without capacitive coupling coefficients , 2002 .

[13]  D. Cantarelli,et al.  Experimental transient analysis of the tunnel current in EEPROM cells , 1990 .